
///////////////////////////////////
// Efinity Synthesis Started 
// Dec 31, 2022 11:53:37
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 31, 2022 11:59:12
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 31, 2022 12:39:03
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 31, 2022 12:42:15
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:48:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:49:31
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:50:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:51:08
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] net 'Axi0Rst_N' does not have a driver (VDB-1002) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:290)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'Axi0Rst_N'. (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\T35_Sensor_DDR3_LCD_Test.v:290)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:701)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_AREADY_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_WREADY_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RVALID_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BVALID_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:53:39
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:55:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 19, 2023 23:58:06
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 20, 2023 00:00:51
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 20, 2023 00:11:07
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 12, 2023 18:57:20
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 12, 2023 18:58:34
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 12, 2023 18:59:50
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1176)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:1177)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1170)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:1171)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:92)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\Efinity_Project\01_T35F324_Examples\07_AR0135_DDR3_LCD_Display\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[31]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[30]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[29]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[28]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[27]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[26]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[25]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[24]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[23]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[22]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[21]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[20]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[19]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[18]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[17]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[16]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[15]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[14]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[13]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.i[12]. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:747)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/W0_FIFO\W0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/Efinity_Project/01_T35F324_Examples/07_AR0135_DDR3_LCD_Display/Efinity\ip/R0_FIFO\R0_FIFO.v:81)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 14:00:05
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[32]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[33]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[34]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[35]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[36]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[37]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[38]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_timing_ctrl_16reg_16bit' input pin tied to constant (i2c_config_data[39]=0).
[EFX-0266 WARNING] Module Instance 'u_CMOS_Capture_RAW_Gray' input pin tied to constant (clk_cmos=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_ctl1 is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:03:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:03:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:04:14
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:07:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:08:22
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:13:07
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:15:40
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:21:14
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:29:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:33:57
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:38:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 16:43:20
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:04:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:08:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:16:00
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:23:10
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 72 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:24:34
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:28:58
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:31:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 64 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:34:13
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 64 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:37:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 128 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:150)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] expression size 128 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:434)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[72]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[73]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[74]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[75]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[76]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[77]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[78]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[79]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[80]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[81]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[82]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[83]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[84]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[85]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[86]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[87]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[88]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[89]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[90]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[91]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[92]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[93]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[94]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[95]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[96]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[97]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[98]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[99]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[100]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[101]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[102]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[103]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[104]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[105]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[106]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[107]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[108]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[109]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[110]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[111]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[112]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[113]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[114]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[115]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[116]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[117]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[118]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[119]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[120]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[121]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[122]=0).
[EFX-0266 WARNING] Module Instance 'u_R0_FIFO' input pin tied to constant (wdata[123]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:39:24
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:47:23
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0011 VERI-WARNING] actual bit length 72 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:48:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:51:05
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'wframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:214)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2023 23:57:16
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:02:17
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:05:45
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:15:27
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 17 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 17 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:18:16
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 17 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 17 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0011 VERI-WARNING] actual bit length 48 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:19:51
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 17 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 17 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0011 VERI-WARNING] actual bit length 48 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:23:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 384 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 17 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 17 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 48 for port 'lcd_rgb' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:246)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:26:23
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 5 differs from formal bit length 6 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 1024 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 64 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 5 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 17 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 17 for port 'rframe_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:219)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 48 for port 'lcd_rgb' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:246)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[63]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:28:34
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 6 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 5 differs from formal bit length 6 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 1024 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 64 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 5 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[63]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:30:38
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 16 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 15 differs from formal bit length 16 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 1024 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 64 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 19 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 18 differs from formal bit length 19 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[63]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:32:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 16 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 15 differs from formal bit length 16 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 1024 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 64 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 19 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 18 differs from formal bit length 19 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[63]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:33:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 15 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 15 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 1024 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 64 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 18 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 17 differs from formal bit length 18 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'u_W0_FIFO' input pin tied to constant (wdata[63]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:36:04
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 7 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 512 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 32 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:128)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 6 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] attempt to divide by 0; returning x (VERI-1190) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:645)
[EFX-0011 VERI-WARNING] actual bit length 10 differs from formal bit length 11 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 14 differs from formal bit length 1 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 2 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 8 for port 'wdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:150)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:151)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 00:40:40
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:28:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:30:27
///////////////////////////////////

[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] actual bit length 272 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:251)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[0]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[1]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[2]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[3]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[4]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[5]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[6]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[8]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[9]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[10]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[11]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[12]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[13]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[14]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[15]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[16]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[17]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[18]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[19]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[20]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[21]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[22]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[23]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:32:51
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[0]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[1]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[2]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[3]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[4]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[5]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[6]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[7]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[8]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[9]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[10]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[11]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[12]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[13]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[14]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[15]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[16]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[17]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[18]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[19]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[20]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[21]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[22]=1).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[23]=1).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:35:32
///////////////////////////////////

[EFX-0011 VERI-WARNING] data object 'lcd_green' is already declared (VERI-2170) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:247)
[EFX-0011 VERI-WARNING] second declaration of 'lcd_green' is ignored (VERI-1329) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:247)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:35:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 8 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:144)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] expression size 272 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:40:46
///////////////////////////////////

[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'rdata' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:122)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 8 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] expression size 272 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:45:31
///////////////////////////////////

[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] expression size 272 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[127] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[126] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[125] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[124] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[123] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[122] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[121] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[120] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[119] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[118] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[117] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[116] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[115] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[114] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[113] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[112] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[111] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[110] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[109] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[108] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[107] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[106] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[105] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[104] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[103] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[102] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[101] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[100] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[99] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[98] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[97] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[96] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[95] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[94] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[93] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[92] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[91] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[90] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[89] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[88] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[87] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[86] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[85] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[84] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[83] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[82] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[81] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[80] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[79] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[78] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[77] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[76] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[75] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[74] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[73] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[72] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[71] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[70] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[69] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[68] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[67] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[66] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[65] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[64] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[63] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[62] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[61] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[60] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[59] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[58] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[57] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[56] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[55] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[54] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[53] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[52] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[51] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[50] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[49] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[48] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[47] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[46] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[45] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[44] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[43] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[42] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[41] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[40] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[39] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[38] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[37] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[36] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[35] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[34] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[33] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[32] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RDATA_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:46:46
///////////////////////////////////

[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] expression size 272 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:252)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[16]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[17]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[18]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[19]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[20]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[21]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[22]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[23]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:47:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] concatenation with an unsized literal will be treated as 32 bits (VERI-1320) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0011 VERI-WARNING] expression size 272 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:233)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'lcd_data' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:252)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[16]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[17]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[18]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[19]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[20]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[21]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[22]=0).
[EFX-0266 WARNING] Module Instance 'u_lcd_driver' input pin tied to constant (lcd_data[23]=0).
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:53:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:54:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:55:42
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 09:58:15
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:05:25
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:06:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 24 for port 'color_gray' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\T35_Sensor_DDR3_LCD_Test.v:173)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:16:33
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:24:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:27:28
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:34:42
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:37:19
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:49:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:51:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 10:55:35
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:10:50
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:15:59
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:18:06
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:20:33
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:22:57
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:26:32
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:29:16
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2023 11:30:56
///////////////////////////////////

[EFX-0011 VERI-WARNING] expression size 64 truncated to fit in target size 20 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/etx_ddr3_reset_controller\etx_ddr3_reset_controller.v:163)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1262)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:1263)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 9 for port 'rd_datacount_o' (VERI-1330) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:130)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1256)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:1257)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 9 for port 'wr_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:90)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:93)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:294)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (D:\LearningMaterials\FPGA_Competition\VF-T35F324_Board_HDK_Info_V1.51\06_FPGA_Examples_Image\02_AR0135_DVP_DDR3_LVDS_1024600\Source\axi4_ctrl.v:311)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[31]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[30]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[29]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[28]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[27]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[26]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[25]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[24]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[23]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[22]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[21]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[20]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[19]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[18]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[17]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[16]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[15]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[14]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[13]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0200 WARNING] Removing redundant signal : genblk1.genblk1.genblk1.i[12]. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:774)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/W0_FIFO\W0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity\ip/R0_FIFO\R0_FIFO.v:82)
[EFX-0011 VERI-WARNING] Input/Inout Port tx_fastclk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RLAST_0 is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_RRESP_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port DdrCtrl_BID_0[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port cmos_pclk is unconnected and will be removed 
