Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Apr 14 23:43:50 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_tx_timing_summary_routed.rpt -pb simple_tx_timing_summary_routed.pb -rpx simple_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_tx
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.606        0.000                      0                  105        0.170        0.000                      0                  105        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.606        0.000                      0                  105        0.170        0.000                      0                  105        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 2.457ns (55.580%)  route 1.964ns (44.420%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.287     4.218    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.243    tx/clk_cnt_reg[3]
    SLICE_X89Y126        LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry_i_7_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.752 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.752    tx/state1_carry_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.841 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.841    tx/state1_carry__0_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.930 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.930    tx/state1_carry__1_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.019 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.343    tx/state1_carry__2_n_0
    SLICE_X88Y124        LUT2 (Prop_lut2_I1_O)        0.097     7.440 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.440    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.842 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     7.850    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.942 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.034 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.126 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.218 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.218    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.310 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.310    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.402 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.402    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.639 r  tx/clk_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.639    tx/clk_cnt_reg[28]_i_1_n_4
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.196    13.974    tx/CLK
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[31]/C
                         clock pessimism              0.212    14.186    
                         clock uncertainty           -0.035    14.151    
    SLICE_X88Y131        FDRE (Setup_fdre_C_D)        0.094    14.245    tx/clk_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 2.443ns (55.439%)  route 1.964ns (44.561%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.287     4.218    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.243    tx/clk_cnt_reg[3]
    SLICE_X89Y126        LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry_i_7_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.752 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.752    tx/state1_carry_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.841 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.841    tx/state1_carry__0_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.930 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.930    tx/state1_carry__1_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.019 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.343    tx/state1_carry__2_n_0
    SLICE_X88Y124        LUT2 (Prop_lut2_I1_O)        0.097     7.440 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.440    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.842 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     7.850    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.942 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.034 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.126 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.218 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.218    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.310 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.310    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.402 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.402    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.625 r  tx/clk_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.625    tx/clk_cnt_reg[28]_i_1_n_6
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.196    13.974    tx/CLK
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[29]/C
                         clock pessimism              0.212    14.186    
                         clock uncertainty           -0.035    14.151    
    SLICE_X88Y131        FDRE (Setup_fdre_C_D)        0.094    14.245    tx/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 2.400ns (54.999%)  route 1.964ns (45.001%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.287     4.218    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.243    tx/clk_cnt_reg[3]
    SLICE_X89Y126        LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry_i_7_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.752 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.752    tx/state1_carry_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.841 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.841    tx/state1_carry__0_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.930 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.930    tx/state1_carry__1_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.019 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.343    tx/state1_carry__2_n_0
    SLICE_X88Y124        LUT2 (Prop_lut2_I1_O)        0.097     7.440 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.440    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.842 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     7.850    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.942 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.034 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.126 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.218 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.218    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.310 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.310    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.402 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.402    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     8.582 r  tx/clk_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.582    tx/clk_cnt_reg[28]_i_1_n_5
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.196    13.974    tx/CLK
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[30]/C
                         clock pessimism              0.212    14.186    
                         clock uncertainty           -0.035    14.151    
    SLICE_X88Y131        FDRE (Setup_fdre_C_D)        0.094    14.245    tx/clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 2.377ns (54.761%)  route 1.964ns (45.239%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.287     4.218    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.243    tx/clk_cnt_reg[3]
    SLICE_X89Y126        LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry_i_7_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.752 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.752    tx/state1_carry_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.841 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.841    tx/state1_carry__0_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.930 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.930    tx/state1_carry__1_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.019 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.343    tx/state1_carry__2_n_0
    SLICE_X88Y124        LUT2 (Prop_lut2_I1_O)        0.097     7.440 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.440    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.842 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     7.850    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.942 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.034 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.126 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.218 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.218    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.310 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.310    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.402 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.402    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.559 r  tx/clk_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.559    tx/clk_cnt_reg[28]_i_1_n_7
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.196    13.974    tx/CLK
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[28]/C
                         clock pessimism              0.212    14.186    
                         clock uncertainty           -0.035    14.151    
    SLICE_X88Y131        FDRE (Setup_fdre_C_D)        0.094    14.245    tx/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 2.365ns (54.636%)  route 1.964ns (45.364%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.287     4.218    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.243    tx/clk_cnt_reg[3]
    SLICE_X89Y126        LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry_i_7_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.752 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.752    tx/state1_carry_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.841 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.841    tx/state1_carry__0_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.930 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.930    tx/state1_carry__1_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.019 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.343    tx/state1_carry__2_n_0
    SLICE_X88Y124        LUT2 (Prop_lut2_I1_O)        0.097     7.440 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.440    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.842 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     7.850    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.942 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.034 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.126 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.218 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.218    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.310 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.310    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.547 r  tx/clk_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.547    tx/clk_cnt_reg[24]_i_1_n_4
    SLICE_X88Y130        FDRE                                         r  tx/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.195    13.973    tx/CLK
    SLICE_X88Y130        FDRE                                         r  tx/clk_cnt_reg[27]/C
                         clock pessimism              0.212    14.185    
                         clock uncertainty           -0.035    14.150    
    SLICE_X88Y130        FDRE (Setup_fdre_C_D)        0.094    14.244    tx/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 2.351ns (54.488%)  route 1.964ns (45.512%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.287     4.218    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.243    tx/clk_cnt_reg[3]
    SLICE_X89Y126        LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry_i_7_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.752 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.752    tx/state1_carry_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.841 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.841    tx/state1_carry__0_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.930 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.930    tx/state1_carry__1_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.019 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.343    tx/state1_carry__2_n_0
    SLICE_X88Y124        LUT2 (Prop_lut2_I1_O)        0.097     7.440 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.440    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.842 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     7.850    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.942 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.034 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.126 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.218 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.218    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.310 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.310    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.533 r  tx/clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.533    tx/clk_cnt_reg[24]_i_1_n_6
    SLICE_X88Y130        FDRE                                         r  tx/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.195    13.973    tx/CLK
    SLICE_X88Y130        FDRE                                         r  tx/clk_cnt_reg[25]/C
                         clock pessimism              0.212    14.185    
                         clock uncertainty           -0.035    14.150    
    SLICE_X88Y130        FDRE (Setup_fdre_C_D)        0.094    14.244    tx/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 2.308ns (54.030%)  route 1.964ns (45.970%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.287     4.218    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.243    tx/clk_cnt_reg[3]
    SLICE_X89Y126        LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry_i_7_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.752 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.752    tx/state1_carry_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.841 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.841    tx/state1_carry__0_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.930 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.930    tx/state1_carry__1_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.019 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.343    tx/state1_carry__2_n_0
    SLICE_X88Y124        LUT2 (Prop_lut2_I1_O)        0.097     7.440 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.440    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.842 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     7.850    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.942 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.034 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.126 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.218 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.218    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.310 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.310    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     8.490 r  tx/clk_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.490    tx/clk_cnt_reg[24]_i_1_n_5
    SLICE_X88Y130        FDRE                                         r  tx/clk_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.195    13.973    tx/CLK
    SLICE_X88Y130        FDRE                                         r  tx/clk_cnt_reg[26]/C
                         clock pessimism              0.212    14.185    
                         clock uncertainty           -0.035    14.150    
    SLICE_X88Y130        FDRE (Setup_fdre_C_D)        0.094    14.244    tx/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 2.285ns (53.781%)  route 1.964ns (46.219%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.287     4.218    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.243    tx/clk_cnt_reg[3]
    SLICE_X89Y126        LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry_i_7_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.752 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.752    tx/state1_carry_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.841 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.841    tx/state1_carry__0_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.930 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.930    tx/state1_carry__1_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.019 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.343    tx/state1_carry__2_n_0
    SLICE_X88Y124        LUT2 (Prop_lut2_I1_O)        0.097     7.440 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.440    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.842 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     7.850    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.942 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.034 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.126 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.218 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.218    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.310 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.310    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.467 r  tx/clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.467    tx/clk_cnt_reg[24]_i_1_n_7
    SLICE_X88Y130        FDRE                                         r  tx/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.195    13.973    tx/CLK
    SLICE_X88Y130        FDRE                                         r  tx/clk_cnt_reg[24]/C
                         clock pessimism              0.212    14.185    
                         clock uncertainty           -0.035    14.150    
    SLICE_X88Y130        FDRE (Setup_fdre_C_D)        0.094    14.244    tx/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 2.273ns (53.651%)  route 1.964ns (46.350%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.287     4.218    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.243    tx/clk_cnt_reg[3]
    SLICE_X89Y126        LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry_i_7_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.752 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.752    tx/state1_carry_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.841 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.841    tx/state1_carry__0_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.930 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.930    tx/state1_carry__1_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.019 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.343    tx/state1_carry__2_n_0
    SLICE_X88Y124        LUT2 (Prop_lut2_I1_O)        0.097     7.440 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.440    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.842 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     7.850    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.942 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.034 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.126 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.218 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.218    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.455 r  tx/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.455    tx/clk_cnt_reg[20]_i_1_n_4
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.194    13.972    tx/CLK
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[23]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X88Y129        FDRE (Setup_fdre_C_D)        0.094    14.243    tx/clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 2.259ns (53.497%)  route 1.964ns (46.503%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.287     4.218    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.243    tx/clk_cnt_reg[3]
    SLICE_X89Y126        LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry_i_7_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.752 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.752    tx/state1_carry_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.841 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.841    tx/state1_carry__0_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.930 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.930    tx/state1_carry__1_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.019 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.343    tx/state1_carry__2_n_0
    SLICE_X88Y124        LUT2 (Prop_lut2_I1_O)        0.097     7.440 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.440    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.842 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     7.850    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.942 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.034 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.126 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.218 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.218    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.441 r  tx/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.441    tx/clk_cnt_reg[20]_i_1_n_6
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.194    13.972    tx/CLK
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[21]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X88Y129        FDRE (Setup_fdre_C_D)        0.094    14.243    tx/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  5.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.340%)  route 0.117ns (38.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    tx/CLK
    SLICE_X85Y127        FDRE                                         r  tx/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  tx/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.117     1.768    tx/FSM_onehot_state_reg_n_0_[2]
    SLICE_X84Y127        LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  tx/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    tx/FSM_onehot_state[0]_i_1_n_0
    SLICE_X84Y127        FDSE                                         r  tx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.024    tx/CLK
    SLICE_X84Y127        FDSE                                         r  tx/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X84Y127        FDSE (Hold_fdse_C_D)         0.120     1.642    tx/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.541%)  route 0.121ns (39.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    tx/CLK
    SLICE_X85Y127        FDRE                                         r  tx/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  tx/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.121     1.772    tx/FSM_onehot_state_reg_n_0_[2]
    SLICE_X84Y127        LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  tx/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    tx/FSM_onehot_state[1]_i_1_n_0
    SLICE_X84Y127        FDRE                                         r  tx/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.024    tx/CLK
    SLICE_X84Y127        FDRE                                         r  tx/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X84Y127        FDRE (Hold_fdre_C_D)         0.121     1.643    tx/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.212ns (67.447%)  route 0.102ns (32.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.506    clk_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDRE (Prop_fdre_C_Q)         0.164     1.670 r  data_reg[1]/Q
                         net (fo=7, routed)           0.102     1.773    data_reg[1]
    SLICE_X85Y124        LUT5 (Prop_lut5_I2_O)        0.048     1.821 r  data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    p_0_in[4]
    SLICE_X85Y124        FDRE                                         r  data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     2.021    clk_IBUF_BUFG
    SLICE_X85Y124        FDRE                                         r  data_reg[4]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X85Y124        FDRE (Hold_fdre_C_D)         0.107     1.626    data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.477%)  route 0.131ns (50.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.506    clk_IBUF_BUFG
    SLICE_X85Y125        FDRE                                         r  data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.128     1.634 r  data_reg[7]/Q
                         net (fo=2, routed)           0.131     1.765    tx/Q[7]
    SLICE_X86Y125        FDRE                                         r  tx/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     2.022    tx/CLK
    SLICE_X86Y125        FDRE                                         r  tx/data_r_reg[7]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X86Y125        FDRE (Hold_fdre_C_D)         0.024     1.566    tx/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/sig_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.910%)  route 0.119ns (39.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X87Y127        FDRE                                         r  transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.141     1.651 f  transmit_reg/Q
                         net (fo=5, routed)           0.119     1.771    tx/sig_reg_0
    SLICE_X86Y127        LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  tx/sig_i_1/O
                         net (fo=1, routed)           0.000     1.816    tx/sig_i_1_n_0
    SLICE_X86Y127        FDSE                                         r  tx/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.025    tx/CLK
    SLICE_X86Y127        FDSE                                         r  tx/sig_reg/C
                         clock pessimism             -0.501     1.523    
    SLICE_X86Y127        FDSE (Hold_fdse_C_D)         0.091     1.614    tx/sig_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.506    clk_IBUF_BUFG
    SLICE_X85Y125        FDRE                                         r  data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  data_reg[6]/Q
                         net (fo=3, routed)           0.176     1.824    tx/Q[6]
    SLICE_X86Y125        FDRE                                         r  tx/data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     2.022    tx/CLK
    SLICE_X86Y125        FDRE                                         r  tx/data_r_reg[6]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X86Y125        FDRE (Hold_fdre_C_D)         0.076     1.618    tx/data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.133%)  route 0.102ns (32.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.506    clk_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDRE (Prop_fdre_C_Q)         0.164     1.670 r  data_reg[1]/Q
                         net (fo=7, routed)           0.102     1.773    data_reg[1]
    SLICE_X85Y124        LUT4 (Prop_lut4_I0_O)        0.045     1.818 r  data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.818    p_0_in[3]
    SLICE_X85Y124        FDRE                                         r  data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     2.021    clk_IBUF_BUFG
    SLICE_X85Y124        FDRE                                         r  data_reg[3]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X85Y124        FDRE (Hold_fdre_C_D)         0.091     1.610    data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.062%)  route 0.112ns (34.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    tx/CLK
    SLICE_X84Y127        FDSE                                         r  tx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDSE (Prop_fdse_C_Q)         0.164     1.673 r  tx/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.112     1.786    tx/FSM_onehot_state_reg_n_0_[0]
    SLICE_X85Y127        LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=1, routed)           0.000     1.831    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X85Y127        FDRE                                         r  tx/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.024    tx/CLK
    SLICE_X85Y127        FDRE                                         r  tx/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X85Y127        FDRE (Hold_fdre_C_D)         0.091     1.613    tx/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.839%)  route 0.188ns (57.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.506    clk_IBUF_BUFG
    SLICE_X85Y125        FDRE                                         r  data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  data_reg[5]/Q
                         net (fo=3, routed)           0.188     1.836    tx/Q[5]
    SLICE_X86Y125        FDRE                                         r  tx/data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     2.022    tx/CLK
    SLICE_X86Y125        FDRE                                         r  tx/data_r_reg[5]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X86Y125        FDRE (Hold_fdre_C_D)         0.071     1.613    tx/data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.403%)  route 0.166ns (47.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.506    clk_IBUF_BUFG
    SLICE_X85Y125        FDRE                                         r  data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  data_reg[6]/Q
                         net (fo=3, routed)           0.166     1.814    data_reg[6]
    SLICE_X85Y125        LUT3 (Prop_lut3_I1_O)        0.042     1.856 r  data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.856    p_0_in[7]
    SLICE_X85Y125        FDRE                                         r  data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     2.021    clk_IBUF_BUFG
    SLICE_X85Y125        FDRE                                         r  data_reg[7]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X85Y125        FDRE (Hold_fdre_C_D)         0.107     1.613    data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y124   data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y124   data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y124   data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y124   data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y124   data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y125   data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y125   data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y125   data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y57     l_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   data_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 4.520ns (68.799%)  route 2.050ns (31.201%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.345     1.345 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           2.050     3.395    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.174     6.569 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.569    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 4.534ns (69.020%)  route 2.035ns (30.980%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.356     1.356 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           2.035     3.391    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.178     6.569 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.569    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.441ns  (logic 4.508ns (69.993%)  route 1.933ns (30.007%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.333     1.333 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.933     3.266    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.175     6.441 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.441    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.134ns  (logic 4.468ns (72.842%)  route 1.666ns (27.158%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.666     2.992    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.143     6.134 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.134    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.108ns  (logic 4.485ns (73.437%)  route 1.622ns (26.563%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.622     2.950    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.158     6.108 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.108    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 4.498ns (73.869%)  route 1.591ns (26.131%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.591     2.916    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.173     6.089 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.089    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.080ns  (logic 4.515ns (74.257%)  route 1.565ns (25.743%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           1.565     2.906    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.174     6.080 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.080    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 4.520ns (76.839%)  route 1.362ns (23.161%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.342     1.342 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.362     2.705    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.177     5.882 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.882    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.517ns (80.942%)  route 0.357ns (19.058%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.357     0.619    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.875 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.875    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.484ns (74.889%)  route 0.497ns (25.111%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.497     0.745    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.981 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.981    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.513ns (76.249%)  route 0.471ns (23.751%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.471     0.731    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.984 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.984    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.467ns (73.864%)  route 0.519ns (26.136%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.519     0.764    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.986 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.986    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.496ns (75.058%)  route 0.497ns (24.942%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.497     0.742    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.993 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.993    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.506ns (69.733%)  route 0.654ns (30.267%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.654     0.907    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.160 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.160    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.531ns (67.811%)  route 0.727ns (32.189%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.727     1.002    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.258 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.258    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.518ns (65.459%)  route 0.801ns (34.541%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.801     1.066    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.318 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.318    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.750ns  (logic 3.519ns (74.076%)  route 1.231ns (25.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.290     4.221    tx/CLK
    SLICE_X86Y127        FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDSE (Prop_fdse_C_Q)         0.341     4.562 r  tx/sig_reg/Q
                         net (fo=7, routed)           1.231     5.793    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.178     8.971 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     8.971    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.628ns  (logic 3.532ns (76.326%)  route 1.096ns (23.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.322     4.253    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  l_reg/Q
                         net (fo=1, routed)           1.096     5.689    rstn_led_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.191     8.880 r  rstn_led_OBUF_inst/O
                         net (fo=0)                   0.000     8.880    rstn_led
    V11                                                               r  rstn_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.410ns (83.702%)  route 0.275ns (16.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  l_reg/Q
                         net (fo=1, routed)           0.275     1.938    rstn_led_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.207 r  rstn_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.207    rstn_led
    V11                                                               r  rstn_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.397ns (79.582%)  route 0.358ns (20.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.510    tx/CLK
    SLICE_X86Y127        FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDSE (Prop_fdse_C_Q)         0.141     1.651 r  tx/sig_reg/Q
                         net (fo=7, routed)           0.358     2.010    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.266 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     3.266    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.708ns  (logic 1.469ns (21.903%)  route 5.239ns (78.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           4.415     5.787    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.097     5.884 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.824     6.708    tx/rstn
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.189     3.967    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.708ns  (logic 1.469ns (21.903%)  route 5.239ns (78.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           4.415     5.787    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.097     5.884 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.824     6.708    tx/rstn
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.189     3.967    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.708ns  (logic 1.469ns (21.903%)  route 5.239ns (78.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           4.415     5.787    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.097     5.884 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.824     6.708    tx/rstn
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.189     3.967    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.708ns  (logic 1.469ns (21.903%)  route 5.239ns (78.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           4.415     5.787    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.097     5.884 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.824     6.708    tx/rstn
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.189     3.967    tx/CLK
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 1.469ns (22.298%)  route 5.120ns (77.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           4.415     5.787    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.097     5.884 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.705     6.589    tx_n_0
    SLICE_X84Y124        FDRE                                         r  data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.186     3.964    clk_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  data_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 1.469ns (22.298%)  route 5.120ns (77.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           4.415     5.787    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.097     5.884 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.705     6.589    tx_n_0
    SLICE_X84Y124        FDRE                                         r  data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.186     3.964    clk_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  data_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 1.469ns (22.298%)  route 5.120ns (77.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           4.415     5.787    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.097     5.884 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.705     6.589    tx_n_0
    SLICE_X84Y124        FDRE                                         r  data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.186     3.964    clk_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  data_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 1.469ns (22.298%)  route 5.120ns (77.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           4.415     5.787    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.097     5.884 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.705     6.589    tx_n_0
    SLICE_X85Y124        FDRE                                         r  data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.186     3.964    clk_IBUF_BUFG
    SLICE_X85Y124        FDRE                                         r  data_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 1.469ns (22.298%)  route 5.120ns (77.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           4.415     5.787    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.097     5.884 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.705     6.589    tx_n_0
    SLICE_X85Y124        FDRE                                         r  data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.186     3.964    clk_IBUF_BUFG
    SLICE_X85Y124        FDRE                                         r  data_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 1.469ns (22.300%)  route 5.119ns (77.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           4.415     5.787    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.097     5.884 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.705     6.589    tx/rstn
    SLICE_X88Y125        FDRE                                         r  tx/clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.189     3.967    tx/CLK
    SLICE_X88Y125        FDRE                                         r  tx/clk_cnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.292ns (45.481%)  route 0.349ns (54.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           0.349     0.641    rstn_IBUF
    SLICE_X0Y57          FDRE                                         r  l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  l_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.777ns  (logic 0.337ns (12.117%)  route 2.441ns (87.883%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.441     2.732    tx/rstn_IBUF
    SLICE_X87Y127        LUT2 (Prop_lut2_I1_O)        0.045     2.777 r  tx/transmit_i_1/O
                         net (fo=1, routed)           0.000     2.777    tx_n_3
    SLICE_X87Y127        FDRE                                         r  transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.025    clk_IBUF_BUFG
    SLICE_X87Y127        FDRE                                         r  transmit_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/sig_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.098ns  (logic 0.337ns (10.861%)  route 2.762ns (89.139%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.582     2.873    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.045     2.918 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.180     3.098    tx/rstn
    SLICE_X86Y127        FDSE                                         r  tx/sig_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.025    tx/CLK
    SLICE_X86Y127        FDSE                                         r  tx/sig_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_done_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.098ns  (logic 0.337ns (10.861%)  route 2.762ns (89.139%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.582     2.873    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.045     2.918 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.180     3.098    tx/rstn
    SLICE_X86Y127        FDSE                                         r  tx/tx_done_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.025    tx/CLK
    SLICE_X86Y127        FDSE                                         r  tx/tx_done_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.100ns  (logic 0.337ns (10.855%)  route 2.764ns (89.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.582     2.873    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.045     2.918 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.182     3.100    tx/rstn
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     2.026    tx/CLK
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[16]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.100ns  (logic 0.337ns (10.855%)  route 2.764ns (89.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.582     2.873    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.045     2.918 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.182     3.100    tx/rstn
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     2.026    tx/CLK
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[17]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.100ns  (logic 0.337ns (10.855%)  route 2.764ns (89.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.582     2.873    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.045     2.918 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.182     3.100    tx/rstn
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     2.026    tx/CLK
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[18]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.100ns  (logic 0.337ns (10.855%)  route 2.764ns (89.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.582     2.873    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.045     2.918 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.182     3.100    tx/rstn
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     2.026    tx/CLK
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[19]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.153ns  (logic 0.337ns (10.673%)  route 2.817ns (89.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.582     2.873    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.045     2.918 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.235     3.153    tx/rstn
    SLICE_X88Y127        FDRE                                         r  tx/clk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.025    tx/CLK
    SLICE_X88Y127        FDRE                                         r  tx/clk_cnt_reg[12]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.153ns  (logic 0.337ns (10.673%)  route 2.817ns (89.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.582     2.873    tx/rstn_IBUF
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.045     2.918 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=56, routed)          0.235     3.153    tx/rstn
    SLICE_X88Y127        FDRE                                         r  tx/clk_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.025    tx/CLK
    SLICE_X88Y127        FDRE                                         r  tx/clk_cnt_reg[13]/C





