<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › mvsas › mv_64xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mv_64xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Marvell 88SE64xx hardware specific head file</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2007 Red Hat, Inc.</span>
<span class="cm"> * Copyright 2008 Marvell. &lt;kewei@marvell.com&gt;</span>
<span class="cm"> * Copyright 2009-2011 Marvell. &lt;yuxiangl@marvell.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under GPLv2.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation; version 2 of the</span>
<span class="cm"> * License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307</span>
<span class="cm"> * USA</span>
<span class="cm">*/</span>

<span class="cp">#ifndef _MVS64XX_REG_H_</span>
<span class="cp">#define _MVS64XX_REG_H_</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#define MAX_LINK_RATE		SAS_LINK_RATE_3_0_GBPS</span>

<span class="cm">/* enhanced mode registers (BAR4) */</span>
<span class="k">enum</span> <span class="n">hw_registers</span> <span class="p">{</span>
	<span class="n">MVS_GBL_CTL</span>		<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>  <span class="cm">/* global control */</span>
	<span class="n">MVS_GBL_INT_STAT</span>	<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>  <span class="cm">/* global irq status */</span>
	<span class="n">MVS_GBL_PI</span>		<span class="o">=</span> <span class="mh">0x0C</span><span class="p">,</span>  <span class="cm">/* ports implemented bitmask */</span>

	<span class="n">MVS_PHY_CTL</span>		<span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span>  <span class="cm">/* SOC PHY Control */</span>
	<span class="n">MVS_PORTS_IMP</span>		<span class="o">=</span> <span class="mh">0x9C</span><span class="p">,</span>  <span class="cm">/* SOC Port Implemented */</span>

	<span class="n">MVS_GBL_PORT_TYPE</span>	<span class="o">=</span> <span class="mh">0xa0</span><span class="p">,</span>  <span class="cm">/* port type */</span>

	<span class="n">MVS_CTL</span>			<span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span> <span class="cm">/* SAS/SATA port configuration */</span>
	<span class="n">MVS_PCS</span>			<span class="o">=</span> <span class="mh">0x104</span><span class="p">,</span> <span class="cm">/* SAS/SATA port control/status */</span>
	<span class="n">MVS_CMD_LIST_LO</span>		<span class="o">=</span> <span class="mh">0x108</span><span class="p">,</span> <span class="cm">/* cmd list addr */</span>
	<span class="n">MVS_CMD_LIST_HI</span>		<span class="o">=</span> <span class="mh">0x10C</span><span class="p">,</span>
	<span class="n">MVS_RX_FIS_LO</span>		<span class="o">=</span> <span class="mh">0x110</span><span class="p">,</span> <span class="cm">/* RX FIS list addr */</span>
	<span class="n">MVS_RX_FIS_HI</span>		<span class="o">=</span> <span class="mh">0x114</span><span class="p">,</span>

	<span class="n">MVS_TX_CFG</span>		<span class="o">=</span> <span class="mh">0x120</span><span class="p">,</span> <span class="cm">/* TX configuration */</span>
	<span class="n">MVS_TX_LO</span>		<span class="o">=</span> <span class="mh">0x124</span><span class="p">,</span> <span class="cm">/* TX (delivery) ring addr */</span>
	<span class="n">MVS_TX_HI</span>		<span class="o">=</span> <span class="mh">0x128</span><span class="p">,</span>

	<span class="n">MVS_TX_PROD_IDX</span>		<span class="o">=</span> <span class="mh">0x12C</span><span class="p">,</span> <span class="cm">/* TX producer pointer */</span>
	<span class="n">MVS_TX_CONS_IDX</span>		<span class="o">=</span> <span class="mh">0x130</span><span class="p">,</span> <span class="cm">/* TX consumer pointer (RO) */</span>
	<span class="n">MVS_RX_CFG</span>		<span class="o">=</span> <span class="mh">0x134</span><span class="p">,</span> <span class="cm">/* RX configuration */</span>
	<span class="n">MVS_RX_LO</span>		<span class="o">=</span> <span class="mh">0x138</span><span class="p">,</span> <span class="cm">/* RX (completion) ring addr */</span>
	<span class="n">MVS_RX_HI</span>		<span class="o">=</span> <span class="mh">0x13C</span><span class="p">,</span>
	<span class="n">MVS_RX_CONS_IDX</span>		<span class="o">=</span> <span class="mh">0x140</span><span class="p">,</span> <span class="cm">/* RX consumer pointer (RO) */</span>

	<span class="n">MVS_INT_COAL</span>		<span class="o">=</span> <span class="mh">0x148</span><span class="p">,</span> <span class="cm">/* Int coalescing config */</span>
	<span class="n">MVS_INT_COAL_TMOUT</span>	<span class="o">=</span> <span class="mh">0x14C</span><span class="p">,</span> <span class="cm">/* Int coalescing timeout */</span>
	<span class="n">MVS_INT_STAT</span>		<span class="o">=</span> <span class="mh">0x150</span><span class="p">,</span> <span class="cm">/* Central int status */</span>
	<span class="n">MVS_INT_MASK</span>		<span class="o">=</span> <span class="mh">0x154</span><span class="p">,</span> <span class="cm">/* Central int enable */</span>
	<span class="n">MVS_INT_STAT_SRS_0</span>	<span class="o">=</span> <span class="mh">0x158</span><span class="p">,</span> <span class="cm">/* SATA register set status */</span>
	<span class="n">MVS_INT_MASK_SRS_0</span>	<span class="o">=</span> <span class="mh">0x15C</span><span class="p">,</span>

					 <span class="cm">/* ports 1-3 follow after this */</span>
	<span class="n">MVS_P0_INT_STAT</span>		<span class="o">=</span> <span class="mh">0x160</span><span class="p">,</span> <span class="cm">/* port0 interrupt status */</span>
	<span class="n">MVS_P0_INT_MASK</span>		<span class="o">=</span> <span class="mh">0x164</span><span class="p">,</span> <span class="cm">/* port0 interrupt mask */</span>
					 <span class="cm">/* ports 5-7 follow after this */</span>
	<span class="n">MVS_P4_INT_STAT</span>		<span class="o">=</span> <span class="mh">0x200</span><span class="p">,</span> <span class="cm">/* Port4 interrupt status */</span>
	<span class="n">MVS_P4_INT_MASK</span>		<span class="o">=</span> <span class="mh">0x204</span><span class="p">,</span> <span class="cm">/* Port4 interrupt enable mask */</span>

					 <span class="cm">/* ports 1-3 follow after this */</span>
	<span class="n">MVS_P0_SER_CTLSTAT</span>	<span class="o">=</span> <span class="mh">0x180</span><span class="p">,</span> <span class="cm">/* port0 serial control/status */</span>
					 <span class="cm">/* ports 5-7 follow after this */</span>
	<span class="n">MVS_P4_SER_CTLSTAT</span>	<span class="o">=</span> <span class="mh">0x220</span><span class="p">,</span> <span class="cm">/* port4 serial control/status */</span>

	<span class="n">MVS_CMD_ADDR</span>		<span class="o">=</span> <span class="mh">0x1B8</span><span class="p">,</span> <span class="cm">/* Command register port (addr) */</span>
	<span class="n">MVS_CMD_DATA</span>		<span class="o">=</span> <span class="mh">0x1BC</span><span class="p">,</span> <span class="cm">/* Command register port (data) */</span>

					 <span class="cm">/* ports 1-3 follow after this */</span>
	<span class="n">MVS_P0_CFG_ADDR</span>		<span class="o">=</span> <span class="mh">0x1C0</span><span class="p">,</span> <span class="cm">/* port0 phy register address */</span>
	<span class="n">MVS_P0_CFG_DATA</span>		<span class="o">=</span> <span class="mh">0x1C4</span><span class="p">,</span> <span class="cm">/* port0 phy register data */</span>
					 <span class="cm">/* ports 5-7 follow after this */</span>
	<span class="n">MVS_P4_CFG_ADDR</span>		<span class="o">=</span> <span class="mh">0x230</span><span class="p">,</span> <span class="cm">/* Port4 config address */</span>
	<span class="n">MVS_P4_CFG_DATA</span>		<span class="o">=</span> <span class="mh">0x234</span><span class="p">,</span> <span class="cm">/* Port4 config data */</span>

					 <span class="cm">/* ports 1-3 follow after this */</span>
	<span class="n">MVS_P0_VSR_ADDR</span>		<span class="o">=</span> <span class="mh">0x1E0</span><span class="p">,</span> <span class="cm">/* port0 VSR address */</span>
	<span class="n">MVS_P0_VSR_DATA</span>		<span class="o">=</span> <span class="mh">0x1E4</span><span class="p">,</span> <span class="cm">/* port0 VSR data */</span>
					 <span class="cm">/* ports 5-7 follow after this */</span>
	<span class="n">MVS_P4_VSR_ADDR</span>		<span class="o">=</span> <span class="mh">0x250</span><span class="p">,</span> <span class="cm">/* port4 VSR addr */</span>
	<span class="n">MVS_P4_VSR_DATA</span>		<span class="o">=</span> <span class="mh">0x254</span><span class="p">,</span> <span class="cm">/* port4 VSR data */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">pci_cfg_registers</span> <span class="p">{</span>
	<span class="n">PCR_PHY_CTL</span>		<span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span>
	<span class="n">PCR_PHY_CTL2</span>		<span class="o">=</span> <span class="mh">0x90</span><span class="p">,</span>
	<span class="n">PCR_DEV_CTRL</span>		<span class="o">=</span> <span class="mh">0xE8</span><span class="p">,</span>
	<span class="n">PCR_LINK_STAT</span>		<span class="o">=</span> <span class="mh">0xF2</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*  SAS/SATA Vendor Specific Port Registers */</span>
<span class="k">enum</span> <span class="n">sas_sata_vsp_regs</span> <span class="p">{</span>
	<span class="n">VSR_PHY_STAT</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span> <span class="cm">/* Phy Status */</span>
	<span class="n">VSR_PHY_MODE1</span>		<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span> <span class="cm">/* phy tx */</span>
	<span class="n">VSR_PHY_MODE2</span>		<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span> <span class="cm">/* tx scc */</span>
	<span class="n">VSR_PHY_MODE3</span>		<span class="o">=</span> <span class="mh">0x03</span><span class="p">,</span> <span class="cm">/* pll */</span>
	<span class="n">VSR_PHY_MODE4</span>		<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span> <span class="cm">/* VCO */</span>
	<span class="n">VSR_PHY_MODE5</span>		<span class="o">=</span> <span class="mh">0x05</span><span class="p">,</span> <span class="cm">/* Rx */</span>
	<span class="n">VSR_PHY_MODE6</span>		<span class="o">=</span> <span class="mh">0x06</span><span class="p">,</span> <span class="cm">/* CDR */</span>
	<span class="n">VSR_PHY_MODE7</span>		<span class="o">=</span> <span class="mh">0x07</span><span class="p">,</span> <span class="cm">/* Impedance */</span>
	<span class="n">VSR_PHY_MODE8</span>		<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span> <span class="cm">/* Voltage */</span>
	<span class="n">VSR_PHY_MODE9</span>		<span class="o">=</span> <span class="mh">0x09</span><span class="p">,</span> <span class="cm">/* Test */</span>
	<span class="n">VSR_PHY_MODE10</span>		<span class="o">=</span> <span class="mh">0x0A</span><span class="p">,</span> <span class="cm">/* Power */</span>
	<span class="n">VSR_PHY_MODE11</span>		<span class="o">=</span> <span class="mh">0x0B</span><span class="p">,</span> <span class="cm">/* Phy Mode */</span>
	<span class="n">VSR_PHY_VS0</span>		<span class="o">=</span> <span class="mh">0x0C</span><span class="p">,</span> <span class="cm">/* Vednor Specific 0 */</span>
	<span class="n">VSR_PHY_VS1</span>		<span class="o">=</span> <span class="mh">0x0D</span><span class="p">,</span> <span class="cm">/* Vednor Specific 1 */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">chip_register_bits</span> <span class="p">{</span>
	<span class="n">PHY_MIN_SPP_PHYS_LINK_RATE_MASK</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0xF</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">PHY_MAX_SPP_PHYS_LINK_RATE_MASK</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0xF</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="n">PHY_NEG_SPP_PHYS_LINK_RATE_MASK_OFFSET</span> <span class="o">=</span> <span class="p">(</span><span class="mi">16</span><span class="p">),</span>
	<span class="n">PHY_NEG_SPP_PHYS_LINK_RATE_MASK</span> <span class="o">=</span>
			<span class="p">(</span><span class="mh">0xF</span> <span class="o">&lt;&lt;</span> <span class="n">PHY_NEG_SPP_PHYS_LINK_RATE_MASK_OFFSET</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#define MAX_SG_ENTRY		64</span>

<span class="k">struct</span> <span class="n">mvs_prd</span> <span class="p">{</span>
	<span class="n">__le64</span>			<span class="n">addr</span><span class="p">;</span>		<span class="cm">/* 64-bit buffer address */</span>
	<span class="n">__le32</span>			<span class="n">reserved</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">len</span><span class="p">;</span>		<span class="cm">/* 16-bit length */</span>
<span class="p">};</span>

<span class="cp">#define SPI_CTRL_REG				0xc0</span>
<span class="cp">#define SPI_CTRL_VENDOR_ENABLE		(1U&lt;&lt;29)</span>
<span class="cp">#define SPI_CTRL_SPIRDY         		(1U&lt;&lt;22)</span>
<span class="cp">#define SPI_CTRL_SPISTART			(1U&lt;&lt;20)</span>

<span class="cp">#define SPI_CMD_REG		0xc4</span>
<span class="cp">#define SPI_DATA_REG		0xc8</span>

<span class="cp">#define SPI_CTRL_REG_64XX		0x10</span>
<span class="cp">#define SPI_CMD_REG_64XX		0x14</span>
<span class="cp">#define SPI_DATA_REG_64XX		0x18</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
