0.6
2017.4
Dec 15 2017
21:07:18
F:/Github/Computer_Organization/src/project_12/project_12.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
F:/Github/Computer_Organization/src/project_12/project_12.srcs/sim_1/new/control32_sim.v,1557675482,verilog,,,,control32_sim,,,,,,,,
F:/Github/Computer_Organization/src/project_12/project_12.srcs/sim_1/new/ifetc32_sim.v,1557592614,verilog,,,,ifetc32_sim,,,,,,,,
F:/Github/Computer_Organization/src/project_12/project_12.srcs/sources_1/ip/prgrom/sim/prgrom.v,1557593892,verilog,,F:/Github/Computer_Organization/src/project_12/project_12.srcs/sources_1/new/ifetc32.v,,prgrom,,,,,,,,
F:/Github/Computer_Organization/src/project_12/project_12.srcs/sources_1/new/control32.v,1557804011,verilog,,F:/Github/Computer_Organization/src/project_12/project_12.srcs/sim_1/new/control32_sim.v,,control32,,,,,,,,
F:/Github/Computer_Organization/src/project_12/project_12.srcs/sources_1/new/ifetc32.v,1558793016,verilog,,F:/Github/Computer_Organization/src/project_12/project_12.srcs/sim_1/new/ifetc32_sim.v,,Ifetc32,,,,,,,,
