$date
	Sun Oct 23 05:53:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#432334
b11 &
b11 %
1$
b11 !
1"
#432335
0"
#432338
b1010 &
b1010 %
#432342
b101 &
b101 %
#432346
b10000 &
b10000 %
#432350
b1000 &
b1000 %
#432354
b100 &
b100 %
#432358
b10 &
b10 %
#432362
b1 &
b1 %
1#
#432366
b0 &
0#
b0 %
0$
#1457598
b11 &
b11 %
1$
1"
#1457599
0"
#1457602
b1010 &
b1010 %
#1457606
b101 &
b101 %
#1457610
b10000 &
b10000 %
#1457614
b1000 &
b1000 %
#1457618
b100 &
b100 %
#1457622
b10 &
b10 %
#1457626
b1 &
b1 %
1#
#1457630
b0 &
0#
b0 %
0$
#2473522
b1 &
b1 %
1$
b1 !
1"
#2473523
0"
#2473526
1#
#2473530
b0 &
b0 %
0#
0$
#4500012
