{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633781890481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633781890485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 09 15:18:10 2021 " "Processing started: Sat Oct 09 15:18:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633781890485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633781890485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633781890486 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633781891631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892855 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781892855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892862 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781892862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781892868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892875 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781892875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_mux0.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892884 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781892884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892891 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781892891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892899 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781892899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_shiftreg0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892905 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781892905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892912 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781892912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781892912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633781893282 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DLATCH inst1 " "Primitive \"DLATCH\" of instance \"inst1\" not used" {  } { { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 280 264 336 360 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1633781893293 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst23 " "Primitive \"NOT\" of instance \"inst23\" not used" {  } { { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 1016 160 208 1048 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1633781893294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst4 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst4\"" {  } { { "UART.bdf" "inst4" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 280 -264 -152 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633781893402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893405 ""}  } { { "lpm_constant0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633781893405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst\"" {  } { { "UART.bdf" "inst" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 72 344 488 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633781893520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 4 " "Parameter \"lpm_modulus\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893520 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633781893520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fj " "Found entity 1: cntr_5fj" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_5fj.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781893677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781893677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5fj lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated " "Elaborating entity \"cntr_5fj\" for hierarchy \"lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_odc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_odc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_odc " "Found entity 1: cmpr_odc" {  } { { "db/cmpr_odc.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cmpr_odc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781893839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781893839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_odc lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|cmpr_odc:cmpr2 " "Elaborating entity \"cmpr_odc\" for hierarchy \"lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|cmpr_odc:cmpr2\"" {  } { { "db/cntr_5fj.tdf" "cmpr2" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_5fj.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter2 lpm_counter2:inst8 " "Elaborating entity \"lpm_counter2\" for hierarchy \"lpm_counter2:inst8\"" {  } { { "UART.bdf" "inst8" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 424 40 184 504 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter2.vhd" "LPM_COUNTER_component" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter2.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633781893876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 11 " "Parameter \"lpm_modulus\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781893876 ""}  } { { "lpm_counter2.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter2.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633781893876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggj " "Found entity 1: cntr_ggj" {  } { { "db/cntr_ggj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_ggj.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781894048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781894048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggj lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated " "Elaborating entity \"cntr_ggj\" for hierarchy \"lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ldc " "Found entity 1: cmpr_ldc" {  } { { "db/cmpr_ldc.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cmpr_ldc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781894226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781894226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ldc lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|cmpr_ldc:cmpr2 " "Elaborating entity \"cmpr_ldc\" for hierarchy \"lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|cmpr_ldc:cmpr2\"" {  } { { "db/cntr_ggj.tdf" "cmpr2" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_ggj.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst7 " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst7\"" {  } { { "UART.bdf" "inst7" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 200 536 616 424 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:inst7\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:inst7\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_mux0.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst7\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:inst7\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_mux0.vhd" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633781894318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst7\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:inst7\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 11 " "Parameter \"LPM_SIZE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894318 ""}  } { { "lpm_mux0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_mux0.vhd" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633781894318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j4e " "Found entity 1: mux_j4e" {  } { { "db/mux_j4e.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/mux_j4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781894492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781894492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j4e lpm_mux0:inst7\|LPM_MUX:LPM_MUX_component\|mux_j4e:auto_generated " "Elaborating entity \"mux_j4e\" for hierarchy \"lpm_mux0:inst7\|LPM_MUX:LPM_MUX_component\|mux_j4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 lpm_constant1:inst3 " "Elaborating entity \"lpm_constant1\" for hierarchy \"lpm_constant1:inst3\"" {  } { { "UART.bdf" "inst3" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 208 -264 -152 256 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant1:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant1:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "LPM_CONSTANT_component" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_constant1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant1:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant1:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_constant1.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633781894526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant1:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant1:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894526 ""}  } { { "lpm_constant1.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_constant1.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633781894526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 lpm_counter1:inst5 " "Elaborating entity \"lpm_counter1\" for hierarchy \"lpm_counter1:inst5\"" {  } { { "UART.bdf" "inst5" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 424 352 496 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter1:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter1:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "LPM_COUNTER_component" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter1.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter1:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter1:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter1.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633781894551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter1:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter1:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 11 " "Parameter \"lpm_modulus\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894552 ""}  } { { "lpm_counter1.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_counter1.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633781894552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hhk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hhk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hhk " "Found entity 1: cntr_hhk" {  } { { "db/cntr_hhk.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_hhk.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781894717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781894717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hhk lpm_counter1:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_hhk:auto_generated " "Elaborating entity \"cntr_hhk\" for hierarchy \"lpm_counter1:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_hhk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633781894899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633781894899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8cc lpm_counter1:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_hhk:auto_generated\|cmpr_8cc:cmpr2 " "Elaborating entity \"cmpr_8cc\" for hierarchy \"lpm_counter1:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_hhk:auto_generated\|cmpr_8cc:cmpr2\"" {  } { { "db/cntr_hhk.tdf" "cmpr2" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_hhk.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 lpm_shiftreg0:inst20 " "Elaborating entity \"lpm_shiftreg0\" for hierarchy \"lpm_shiftreg0:inst20\"" {  } { { "UART.bdf" "inst20" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 904 128 272 1000 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg0:inst20\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg0:inst20\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg0.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg0:inst20\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg0:inst20\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633781894982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg0:inst20\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg0:inst20\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633781894983 ""}  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633781894983 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lpm_mux0:inst7\|lpm_mux:LPM_MUX_component\|mux_j4e:auto_generated\|_~synth " "Found clock multiplexer lpm_mux0:inst7\|lpm_mux:LPM_MUX_component\|mux_j4e:auto_generated\|_~synth" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1633781895401 "|UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lpm_mux0:inst7\|lpm_mux:LPM_MUX_component\|mux_j4e:auto_generated\|_~synth " "Found clock multiplexer lpm_mux0:inst7\|lpm_mux:LPM_MUX_component\|mux_j4e:auto_generated\|_~synth" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1633781895401 "|UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lpm_mux0:inst7\|lpm_mux:LPM_MUX_component\|mux_j4e:auto_generated\|_~synth " "Found clock multiplexer lpm_mux0:inst7\|lpm_mux:LPM_MUX_component\|mux_j4e:auto_generated\|_~synth" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1633781895401 "|UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lpm_mux0:inst7\|lpm_mux:LPM_MUX_component\|mux_j4e:auto_generated\|_~synth " "Found clock multiplexer lpm_mux0:inst7\|lpm_mux:LPM_MUX_component\|mux_j4e:auto_generated\|_~synth" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1633781895401 "|UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lpm_mux0:inst7\|lpm_mux:LPM_MUX_component\|mux_j4e:auto_generated\|_~synth " "Found clock multiplexer lpm_mux0:inst7\|lpm_mux:LPM_MUX_component\|mux_j4e:auto_generated\|_~synth" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1633781895401 "|UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lpm_mux0:inst7\|lpm_mux:LPM_MUX_component\|mux_j4e:auto_generated\|_~synth " "Found clock multiplexer lpm_mux0:inst7\|lpm_mux:LPM_MUX_component\|mux_j4e:auto_generated\|_~synth" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1633781895401 "|UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1633781895401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633781896633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633781896633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633781896781 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633781896781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633781896781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633781896781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633781896849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 09 15:18:16 2021 " "Processing ended: Sat Oct 09 15:18:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633781896849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633781896849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633781896849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633781896849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633781898691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633781898695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 09 15:18:17 2021 " "Processing started: Sat Oct 09 15:18:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633781898695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633781898695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633781898696 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633781898926 ""}
{ "Info" "0" "" "Project  = UART" {  } {  } 0 0 "Project  = UART" 0 0 "Fitter" 0 0 1633781898928 ""}
{ "Info" "0" "" "Revision = UART" {  } {  } 0 0 "Revision = UART" 0 0 "Fitter" 0 0 1633781898928 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1633781899108 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"UART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633781899124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633781899170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633781899170 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633781899272 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633781899301 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633781899838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633781899838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633781899838 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633781899838 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633781899843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633781899843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633781899843 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633781899843 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCK " "Pin SCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SCK } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 112 904 1080 128 "SCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX " "Pin TX not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TX } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 320 912 1088 336 "TX" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENA " "Pin ENA not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENA } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 384 784 960 400 "ENA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ADD\[3\] " "Pin MUX_ADD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MUX_ADD[3] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 448 672 848 464 "MUX_ADD" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MUX_ADD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ADD\[2\] " "Pin MUX_ADD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MUX_ADD[2] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 448 672 848 464 "MUX_ADD" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MUX_ADD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ADD\[1\] " "Pin MUX_ADD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MUX_ADD[1] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 448 672 848 464 "MUX_ADD" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MUX_ADD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_ADD\[0\] " "Pin MUX_ADD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MUX_ADD[0] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 448 672 848 464 "MUX_ADD" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MUX_ADD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_OUT\[10\] " "Pin REG_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REG_OUT[10] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 936 352 528 952 "REG_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_OUT\[9\] " "Pin REG_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REG_OUT[9] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 936 352 528 952 "REG_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_OUT\[8\] " "Pin REG_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REG_OUT[8] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 936 352 528 952 "REG_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_OUT\[7\] " "Pin REG_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REG_OUT[7] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 936 352 528 952 "REG_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_OUT\[6\] " "Pin REG_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REG_OUT[6] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 936 352 528 952 "REG_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_OUT\[5\] " "Pin REG_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REG_OUT[5] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 936 352 528 952 "REG_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_OUT\[4\] " "Pin REG_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REG_OUT[4] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 936 352 528 952 "REG_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_OUT\[3\] " "Pin REG_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REG_OUT[3] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 936 352 528 952 "REG_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_OUT\[2\] " "Pin REG_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REG_OUT[2] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 936 352 528 952 "REG_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_OUT\[1\] " "Pin REG_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REG_OUT[1] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 936 352 528 952 "REG_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_OUT\[0\] " "Pin REG_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REG_OUT[0] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 936 352 528 952 "REG_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPER\[3\] " "Pin JUMPER\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPER[3] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 408 -264 -88 424 "JUMPER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPER[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPER\[5\] " "Pin JUMPER\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPER[5] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 408 -264 -88 424 "JUMPER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPER[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPER\[4\] " "Pin JUMPER\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPER[4] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 408 -264 -88 424 "JUMPER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPER[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPER\[6\] " "Pin JUMPER\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPER[6] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 408 -264 -88 424 "JUMPER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPER[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPER\[7\] " "Pin JUMPER\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPER[7] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 408 -264 -88 424 "JUMPER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPER[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPER\[2\] " "Pin JUMPER\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPER[2] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 408 -264 -88 424 "JUMPER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPER[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPER\[1\] " "Pin JUMPER\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPER[1] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 408 -264 -88 424 "JUMPER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPER[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPER\[0\] " "Pin JUMPER\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPER[0] } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 408 -264 -88 424 "JUMPER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPER[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QUARZ " "Pin QUARZ not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QUARZ } } } { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 96 72 248 112 "QUARZ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QUARZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633781899908 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1633781899908 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633781900126 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633781900129 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17  from: datad  to: combout " "Cell: inst17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17~1  from: datad  to: combout " "Cell: inst17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781900137 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1633781900137 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633781900147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst2  " "Automatically promoted node inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1633781900169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[9\] " "Destination node lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[9\]" {  } { { "db/cntr_ggj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_ggj.tdf" 87 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633781900169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[8\] " "Destination node lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[8\]" {  } { { "db/cntr_ggj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_ggj.tdf" 87 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633781900169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[7\] " "Destination node lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_ggj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_ggj.tdf" 87 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633781900169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[6\] " "Destination node lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_ggj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_ggj.tdf" 87 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633781900169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[5\] " "Destination node lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_ggj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_ggj.tdf" 87 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633781900169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[4\] " "Destination node lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_ggj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_ggj.tdf" 87 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633781900169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[3\] " "Destination node lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_ggj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_ggj.tdf" 87 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633781900169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[2\] " "Destination node lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_ggj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_ggj.tdf" 87 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633781900169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[1\] " "Destination node lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_ggj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_ggj.tdf" 87 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633781900169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_hhk:auto_generated\|counter_reg_bit1a\[3\] " "Destination node lpm_counter1:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_hhk:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_hhk.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/uart/db/cntr_hhk.tdf" 59 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633781900169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1633781900169 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1633781900169 ""}  } { { "UART.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/uart/UART.bdf" { { 96 560 624 176 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633781900169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633781900274 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633781900275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633781900277 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633781900280 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633781900281 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633781900283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633781900284 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633781900285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633781900318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1633781900320 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633781900320 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.3V 9 18 0 " "Number of I/O pins in group: 27 (unused VREF, 3.3V VCCIO, 9 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1633781900326 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1633781900326 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1633781900326 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 32 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633781900329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633781900329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633781900329 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633781900329 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1633781900329 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1633781900329 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633781900353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633781901272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633781901418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633781901435 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633781902105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633781902106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633781902229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/uart/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1633781904562 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633781904562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633781904904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1633781904911 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633781904911 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.98 " "Total time spent on timing analysis during the Fitter is 1.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1633781904927 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633781904933 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK 0 " "Pin \"SCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TX 0 " "Pin \"TX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENA 0 " "Pin \"ENA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ADD\[3\] 0 " "Pin \"MUX_ADD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ADD\[2\] 0 " "Pin \"MUX_ADD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ADD\[1\] 0 " "Pin \"MUX_ADD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_ADD\[0\] 0 " "Pin \"MUX_ADD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_OUT\[10\] 0 " "Pin \"REG_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_OUT\[9\] 0 " "Pin \"REG_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_OUT\[8\] 0 " "Pin \"REG_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_OUT\[7\] 0 " "Pin \"REG_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_OUT\[6\] 0 " "Pin \"REG_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_OUT\[5\] 0 " "Pin \"REG_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_OUT\[4\] 0 " "Pin \"REG_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_OUT\[3\] 0 " "Pin \"REG_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_OUT\[2\] 0 " "Pin \"REG_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_OUT\[1\] 0 " "Pin \"REG_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_OUT\[0\] 0 " "Pin \"REG_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633781904943 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1633781904943 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633781905121 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633781905152 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633781905304 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633781905558 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1633781905635 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/79616/Documents/GitHub/Interfaces/uart/output_files/UART.fit.smsg " "Generated suppressed messages file C:/Users/79616/Documents/GitHub/Interfaces/uart/output_files/UART.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633781905821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633781906250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 09 15:18:26 2021 " "Processing ended: Sat Oct 09 15:18:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633781906250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633781906250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633781906250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633781906250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633781907672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633781907673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 09 15:18:27 2021 " "Processing started: Sat Oct 09 15:18:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633781907673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633781907673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633781907673 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1633781908697 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633781908729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633781909452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 09 15:18:29 2021 " "Processing ended: Sat Oct 09 15:18:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633781909452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633781909452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633781909452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633781909452 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633781910125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633781911394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633781911398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 09 15:18:30 2021 " "Processing started: Sat Oct 09 15:18:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633781911398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633781911398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART -c UART " "Command: quartus_sta UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633781911400 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1633781911679 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633781912192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1633781912254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1633781912254 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1633781912450 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1633781912452 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst2 inst2 " "create_clock -period 1.000 -name inst2 inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912458 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\] lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\] lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912458 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\] lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\] lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912458 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name QUARZ QUARZ " "create_clock -period 1.000 -name QUARZ QUARZ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912458 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JUMPER\[0\] JUMPER\[0\] " "create_clock -period 1.000 -name JUMPER\[0\] JUMPER\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912458 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912458 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17  from: datad  to: combout " "Cell: inst17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17~1  from: datad  to: combout " "Cell: inst17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912466 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1633781912466 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1633781912480 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1633781912504 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633781912518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.278 " "Worst-case setup slack is -4.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.278       -95.220 inst2  " "   -4.278       -95.220 inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.652       -47.476 QUARZ  " "   -3.652       -47.476 QUARZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.935        -1.935 lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\]  " "   -1.935        -1.935 lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.399         0.000 lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\]  " "    5.399         0.000 lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633781912527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.366 " "Worst-case hold slack is -6.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.366        -6.366 lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\]  " "   -6.366        -6.366 lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.958        -2.989 inst2  " "   -2.958        -2.989 inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.096       -15.108 QUARZ  " "   -2.096       -15.108 QUARZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.671        -0.671 lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\]  " "   -0.671        -0.671 lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633781912539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.264 " "Worst-case recovery slack is -0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264        -0.264 JUMPER\[0\]  " "   -0.264        -0.264 JUMPER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633781912550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.559 " "Worst-case removal slack is -2.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.559        -2.559 JUMPER\[0\]  " "   -2.559        -2.559 JUMPER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633781912556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.129 " "Worst-case minimum pulse width slack is -2.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.129       -13.131 JUMPER\[0\]  " "   -2.129       -13.131 JUMPER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.943        -6.690 lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\]  " "   -1.943        -6.690 lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -21.069 QUARZ  " "   -1.777       -21.069 QUARZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -37.100 inst2  " "   -0.742       -37.100 inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -2.968 lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\]  " "   -0.742        -2.968 lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633781912561 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1633781912805 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1633781912811 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17  from: datad  to: combout " "Cell: inst17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17~1  from: datad  to: combout " "Cell: inst17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912835 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1633781912835 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633781912841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.001 " "Worst-case setup slack is -1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.001       -19.212 inst2  " "   -1.001       -19.212 inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652        -8.476 QUARZ  " "   -0.652        -8.476 QUARZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430        -0.430 lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\]  " "   -0.430        -0.430 lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.179         0.000 lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\]  " "    2.179         0.000 lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633781912851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.264 " "Worst-case hold slack is -2.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264        -2.264 lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\]  " "   -2.264        -2.264 lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.421        -2.127 inst2  " "   -1.421        -2.127 inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.101        -9.934 QUARZ  " "   -1.101        -9.934 QUARZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120         0.000 lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\]  " "    0.120         0.000 lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633781912868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.203 " "Worst-case recovery slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 JUMPER\[0\]  " "    0.203         0.000 JUMPER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633781912920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.823 " "Worst-case removal slack is -0.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.823        -0.823 JUMPER\[0\]  " "   -0.823        -0.823 JUMPER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633781912934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -14.222 QUARZ  " "   -1.222       -14.222 QUARZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.032 JUMPER\[0\]  " "   -1.222        -3.032 JUMPER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.965        -1.930 lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\]  " "   -0.965        -1.930 lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_5fj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -25.000 inst2  " "   -0.500       -25.000 inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\]  " "   -0.500        -2.000 lpm_counter2:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ggj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633781912954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633781912954 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1633781913259 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633781913338 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633781913339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633781913549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 09 15:18:33 2021 " "Processing ended: Sat Oct 09 15:18:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633781913549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633781913549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633781913549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633781913549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633781915038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633781915040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 09 15:18:34 2021 " "Processing started: Sat Oct 09 15:18:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633781915040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633781915040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633781915040 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART.vo C:/Users/79616/Documents/GitHub/Interfaces/uart/simulation/modelsim/ simulation " "Generated file UART.vo in folder \"C:/Users/79616/Documents/GitHub/Interfaces/uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633781915912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4514 " "Peak virtual memory: 4514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633781916016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 09 15:18:36 2021 " "Processing ended: Sat Oct 09 15:18:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633781916016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633781916016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633781916016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633781916016 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633781916713 ""}
