// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        DataRAM_1_address0,
        DataRAM_1_ce0,
        DataRAM_1_we0,
        DataRAM_1_d0,
        DataRAM_1_q0,
        DataRAM_1_address1,
        DataRAM_1_ce1,
        DataRAM_1_we1,
        DataRAM_1_d1,
        DataRAM_1_q1,
        DataRAM_4_address0,
        DataRAM_4_ce0,
        DataRAM_4_we0,
        DataRAM_4_d0,
        DataRAM_4_q0,
        DataRAM_4_address1,
        DataRAM_4_ce1,
        DataRAM_4_we1,
        DataRAM_4_d1,
        DataRAM_4_q1,
        DataRAM_7_address0,
        DataRAM_7_ce0,
        DataRAM_7_we0,
        DataRAM_7_d0,
        DataRAM_7_q0,
        DataRAM_7_address1,
        DataRAM_7_ce1,
        DataRAM_7_we1,
        DataRAM_7_d1,
        DataRAM_7_q1,
        DataRAM_10_address0,
        DataRAM_10_ce0,
        DataRAM_10_we0,
        DataRAM_10_d0,
        DataRAM_10_q0,
        DataRAM_10_address1,
        DataRAM_10_ce1,
        DataRAM_10_we1,
        DataRAM_10_d1,
        DataRAM_10_q1,
        RAMSel_cast
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] DataRAM_1_address0;
output   DataRAM_1_ce0;
output   DataRAM_1_we0;
output  [31:0] DataRAM_1_d0;
input  [31:0] DataRAM_1_q0;
output  [11:0] DataRAM_1_address1;
output   DataRAM_1_ce1;
output   DataRAM_1_we1;
output  [31:0] DataRAM_1_d1;
input  [31:0] DataRAM_1_q1;
output  [11:0] DataRAM_4_address0;
output   DataRAM_4_ce0;
output   DataRAM_4_we0;
output  [31:0] DataRAM_4_d0;
input  [31:0] DataRAM_4_q0;
output  [11:0] DataRAM_4_address1;
output   DataRAM_4_ce1;
output   DataRAM_4_we1;
output  [31:0] DataRAM_4_d1;
input  [31:0] DataRAM_4_q1;
output  [11:0] DataRAM_7_address0;
output   DataRAM_7_ce0;
output   DataRAM_7_we0;
output  [31:0] DataRAM_7_d0;
input  [31:0] DataRAM_7_q0;
output  [11:0] DataRAM_7_address1;
output   DataRAM_7_ce1;
output   DataRAM_7_we1;
output  [31:0] DataRAM_7_d1;
input  [31:0] DataRAM_7_q1;
output  [11:0] DataRAM_10_address0;
output   DataRAM_10_ce0;
output   DataRAM_10_we0;
output  [31:0] DataRAM_10_d0;
input  [31:0] DataRAM_10_q0;
output  [11:0] DataRAM_10_address1;
output   DataRAM_10_ce1;
output   DataRAM_10_we1;
output  [31:0] DataRAM_10_d1;
input  [31:0] DataRAM_10_q1;
input  [1:0] RAMSel_cast;

reg ap_idle;
reg[11:0] DataRAM_1_address0;
reg DataRAM_1_ce0;
reg DataRAM_1_we0;
reg[31:0] DataRAM_1_d0;
reg[11:0] DataRAM_1_address1;
reg DataRAM_1_ce1;
reg DataRAM_1_we1;
reg[31:0] DataRAM_1_d1;
reg[11:0] DataRAM_4_address0;
reg DataRAM_4_ce0;
reg DataRAM_4_we0;
reg[31:0] DataRAM_4_d0;
reg[11:0] DataRAM_4_address1;
reg DataRAM_4_ce1;
reg DataRAM_4_we1;
reg[31:0] DataRAM_4_d1;
reg[11:0] DataRAM_7_address0;
reg DataRAM_7_ce0;
reg DataRAM_7_we0;
reg[31:0] DataRAM_7_d0;
reg[11:0] DataRAM_7_address1;
reg DataRAM_7_ce1;
reg DataRAM_7_we1;
reg[31:0] DataRAM_7_d1;
reg[11:0] DataRAM_10_address0;
reg DataRAM_10_ce0;
reg DataRAM_10_we0;
reg[31:0] DataRAM_10_d0;
reg[11:0] DataRAM_10_address1;
reg DataRAM_10_ce1;
reg DataRAM_10_we1;
reg[31:0] DataRAM_10_d1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] tmp_reg_369;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] grp_MOD_PLAINTEXTMODULUS_fu_230_ap_return;
reg   [31:0] reg_265;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_369_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
wire   [1:0] RAMSel_cast_read_reg_363;
wire   [0:0] tmp_fu_285_p3;
wire   [11:0] empty_fu_301_p1;
reg   [11:0] empty_reg_373;
reg   [11:0] DataRAM_1_addr_2_reg_379;
reg   [11:0] DataRAM_1_addr_2_reg_379_pp0_iter1_reg;
reg   [11:0] DataRAM_4_addr_2_reg_384;
reg   [11:0] DataRAM_4_addr_2_reg_384_pp0_iter1_reg;
reg   [11:0] DataRAM_7_addr_2_reg_389;
reg   [11:0] DataRAM_7_addr_2_reg_389_pp0_iter1_reg;
reg   [11:0] DataRAM_10_addr_2_reg_394;
reg   [11:0] DataRAM_10_addr_2_reg_394_pp0_iter1_reg;
reg   [11:0] DataRAM_1_addr_3_reg_399;
reg   [11:0] DataRAM_1_addr_3_reg_399_pp0_iter1_reg;
reg   [11:0] DataRAM_1_addr_3_reg_399_pp0_iter2_reg;
reg   [11:0] DataRAM_4_addr_3_reg_405;
reg   [11:0] DataRAM_4_addr_3_reg_405_pp0_iter1_reg;
reg   [11:0] DataRAM_4_addr_3_reg_405_pp0_iter2_reg;
reg   [11:0] DataRAM_7_addr_3_reg_411;
reg   [11:0] DataRAM_7_addr_3_reg_411_pp0_iter1_reg;
reg   [11:0] DataRAM_7_addr_3_reg_411_pp0_iter2_reg;
reg   [11:0] DataRAM_10_addr_3_reg_417;
reg   [11:0] DataRAM_10_addr_3_reg_417_pp0_iter1_reg;
reg   [11:0] DataRAM_10_addr_3_reg_417_pp0_iter2_reg;
wire   [31:0] grp_fu_239_p6;
reg   [31:0] ModInput_reg_423;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg   [11:0] DataRAM_1_addr_4_reg_428;
reg   [11:0] DataRAM_1_addr_4_reg_428_pp0_iter1_reg;
reg   [11:0] DataRAM_1_addr_4_reg_428_pp0_iter2_reg;
reg   [11:0] DataRAM_4_addr_4_reg_434;
reg   [11:0] DataRAM_4_addr_4_reg_434_pp0_iter1_reg;
reg   [11:0] DataRAM_4_addr_4_reg_434_pp0_iter2_reg;
reg   [11:0] DataRAM_7_addr_4_reg_440;
reg   [11:0] DataRAM_7_addr_4_reg_440_pp0_iter1_reg;
reg   [11:0] DataRAM_7_addr_4_reg_440_pp0_iter2_reg;
reg   [11:0] DataRAM_10_addr_4_reg_446;
reg   [11:0] DataRAM_10_addr_4_reg_446_pp0_iter1_reg;
reg   [11:0] DataRAM_10_addr_4_reg_446_pp0_iter2_reg;
reg   [11:0] DataRAM_1_addr_5_reg_452;
reg   [11:0] DataRAM_1_addr_5_reg_452_pp0_iter1_reg;
reg   [11:0] DataRAM_1_addr_5_reg_452_pp0_iter2_reg;
reg   [11:0] DataRAM_4_addr_5_reg_457;
reg   [11:0] DataRAM_4_addr_5_reg_457_pp0_iter1_reg;
reg   [11:0] DataRAM_4_addr_5_reg_457_pp0_iter2_reg;
reg   [11:0] DataRAM_7_addr_5_reg_462;
reg   [11:0] DataRAM_7_addr_5_reg_462_pp0_iter1_reg;
reg   [11:0] DataRAM_7_addr_5_reg_462_pp0_iter2_reg;
reg   [11:0] DataRAM_10_addr_5_reg_467;
reg   [11:0] DataRAM_10_addr_5_reg_467_pp0_iter1_reg;
reg   [11:0] DataRAM_10_addr_5_reg_467_pp0_iter2_reg;
wire   [31:0] grp_fu_252_p6;
reg   [31:0] ModInput_4_reg_472;
reg   [31:0] ModInput_5_reg_477;
reg   [31:0] ModInput_6_reg_482;
reg   [31:0] ModRes_5_reg_487;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [31:0] grp_MOD_PLAINTEXTMODULUS_fu_230_input_val;
reg    grp_MOD_PLAINTEXTMODULUS_fu_230_ap_ce;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call13;
wire    ap_block_state6_pp0_stage1_iter1_ignore_call13;
wire    ap_block_state10_pp0_stage1_iter2_ignore_call13;
wire    ap_block_pp0_stage1_11001_ignoreCallOp93;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call13;
wire    ap_block_state7_pp0_stage2_iter1_ignore_call13;
wire    ap_block_state11_pp0_stage2_iter2_ignore_call13;
wire    ap_block_pp0_stage2_11001_ignoreCallOp77;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call13;
wire    ap_block_state8_pp0_stage3_iter1_ignore_call13;
wire    ap_block_state12_pp0_stage3_iter2_ignore_call13;
wire    ap_block_pp0_stage3_11001_ignoreCallOp88;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call13;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call13;
wire    ap_block_state9_pp0_stage0_iter2_ignore_call13;
wire    ap_block_pp0_stage0_11001_ignoreCallOp90;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire   [63:0] j_10_cast79_fu_293_p1;
wire   [63:0] zext_ln99_fu_311_p1;
wire   [63:0] zext_ln99_3_fu_335_p1;
wire   [63:0] zext_ln99_4_fu_348_p1;
reg   [12:0] j_10_fu_56;
wire   [12:0] add_ln96_fu_319_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_j;
wire    ap_block_pp0_stage3_11001;
wire   [11:0] or_ln96_fu_305_p2;
wire   [11:0] or_ln96_3_fu_330_p2;
wire   [11:0] or_ln96_4_fu_343_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

Crypto_MOD_PLAINTEXTMODULUS grp_MOD_PLAINTEXTMODULUS_fu_230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_val(grp_MOD_PLAINTEXTMODULUS_fu_230_input_val),
    .ap_return(grp_MOD_PLAINTEXTMODULUS_fu_230_ap_return),
    .ap_ce(grp_MOD_PLAINTEXTMODULUS_fu_230_ap_ce)
);

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U283(
    .din0(DataRAM_1_q1),
    .din1(DataRAM_4_q1),
    .din2(DataRAM_7_q1),
    .din3(DataRAM_10_q1),
    .din4(RAMSel_cast),
    .dout(grp_fu_239_p6)
);

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U284(
    .din0(DataRAM_1_q0),
    .din1(DataRAM_4_q0),
    .din2(DataRAM_7_q0),
    .din3(DataRAM_10_q0),
    .din4(RAMSel_cast),
    .dout(grp_fu_252_p6)
);

Crypto_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_285_p3 == 1'd0))) begin
            j_10_fu_56 <= add_ln96_fu_319_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_10_fu_56 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_285_p3 == 1'd0))) begin
        DataRAM_10_addr_2_reg_394 <= j_10_cast79_fu_293_p1;
        DataRAM_10_addr_3_reg_417[11 : 1] <= zext_ln99_fu_311_p1[11 : 1];
        DataRAM_1_addr_2_reg_379 <= j_10_cast79_fu_293_p1;
        DataRAM_1_addr_3_reg_399[11 : 1] <= zext_ln99_fu_311_p1[11 : 1];
        DataRAM_4_addr_2_reg_384 <= j_10_cast79_fu_293_p1;
        DataRAM_4_addr_3_reg_405[11 : 1] <= zext_ln99_fu_311_p1[11 : 1];
        DataRAM_7_addr_2_reg_389 <= j_10_cast79_fu_293_p1;
        DataRAM_7_addr_3_reg_411[11 : 1] <= zext_ln99_fu_311_p1[11 : 1];
        empty_reg_373 <= empty_fu_301_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_10_addr_2_reg_394_pp0_iter1_reg <= DataRAM_10_addr_2_reg_394;
        DataRAM_10_addr_3_reg_417_pp0_iter1_reg[11 : 1] <= DataRAM_10_addr_3_reg_417[11 : 1];
        DataRAM_10_addr_3_reg_417_pp0_iter2_reg[11 : 1] <= DataRAM_10_addr_3_reg_417_pp0_iter1_reg[11 : 1];
        DataRAM_1_addr_2_reg_379_pp0_iter1_reg <= DataRAM_1_addr_2_reg_379;
        DataRAM_1_addr_3_reg_399_pp0_iter1_reg[11 : 1] <= DataRAM_1_addr_3_reg_399[11 : 1];
        DataRAM_1_addr_3_reg_399_pp0_iter2_reg[11 : 1] <= DataRAM_1_addr_3_reg_399_pp0_iter1_reg[11 : 1];
        DataRAM_4_addr_2_reg_384_pp0_iter1_reg <= DataRAM_4_addr_2_reg_384;
        DataRAM_4_addr_3_reg_405_pp0_iter1_reg[11 : 1] <= DataRAM_4_addr_3_reg_405[11 : 1];
        DataRAM_4_addr_3_reg_405_pp0_iter2_reg[11 : 1] <= DataRAM_4_addr_3_reg_405_pp0_iter1_reg[11 : 1];
        DataRAM_7_addr_2_reg_389_pp0_iter1_reg <= DataRAM_7_addr_2_reg_389;
        DataRAM_7_addr_3_reg_411_pp0_iter1_reg[11 : 1] <= DataRAM_7_addr_3_reg_411[11 : 1];
        DataRAM_7_addr_3_reg_411_pp0_iter2_reg[11 : 1] <= DataRAM_7_addr_3_reg_411_pp0_iter1_reg[11 : 1];
        tmp_reg_369 <= ap_sig_allocacmp_j[32'd12];
        tmp_reg_369_pp0_iter1_reg <= tmp_reg_369;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_369 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_10_addr_4_reg_446[0] <= zext_ln99_3_fu_335_p1[0];
DataRAM_10_addr_4_reg_446[11 : 2] <= zext_ln99_3_fu_335_p1[11 : 2];
        DataRAM_10_addr_5_reg_467[11 : 2] <= zext_ln99_4_fu_348_p1[11 : 2];
        DataRAM_1_addr_4_reg_428[0] <= zext_ln99_3_fu_335_p1[0];
DataRAM_1_addr_4_reg_428[11 : 2] <= zext_ln99_3_fu_335_p1[11 : 2];
        DataRAM_1_addr_5_reg_452[11 : 2] <= zext_ln99_4_fu_348_p1[11 : 2];
        DataRAM_4_addr_4_reg_434[0] <= zext_ln99_3_fu_335_p1[0];
DataRAM_4_addr_4_reg_434[11 : 2] <= zext_ln99_3_fu_335_p1[11 : 2];
        DataRAM_4_addr_5_reg_457[11 : 2] <= zext_ln99_4_fu_348_p1[11 : 2];
        DataRAM_7_addr_4_reg_440[0] <= zext_ln99_3_fu_335_p1[0];
DataRAM_7_addr_4_reg_440[11 : 2] <= zext_ln99_3_fu_335_p1[11 : 2];
        DataRAM_7_addr_5_reg_462[11 : 2] <= zext_ln99_4_fu_348_p1[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_10_addr_4_reg_446_pp0_iter1_reg[0] <= DataRAM_10_addr_4_reg_446[0];
DataRAM_10_addr_4_reg_446_pp0_iter1_reg[11 : 2] <= DataRAM_10_addr_4_reg_446[11 : 2];
        DataRAM_10_addr_4_reg_446_pp0_iter2_reg[0] <= DataRAM_10_addr_4_reg_446_pp0_iter1_reg[0];
DataRAM_10_addr_4_reg_446_pp0_iter2_reg[11 : 2] <= DataRAM_10_addr_4_reg_446_pp0_iter1_reg[11 : 2];
        DataRAM_10_addr_5_reg_467_pp0_iter1_reg[11 : 2] <= DataRAM_10_addr_5_reg_467[11 : 2];
        DataRAM_10_addr_5_reg_467_pp0_iter2_reg[11 : 2] <= DataRAM_10_addr_5_reg_467_pp0_iter1_reg[11 : 2];
        DataRAM_1_addr_4_reg_428_pp0_iter1_reg[0] <= DataRAM_1_addr_4_reg_428[0];
DataRAM_1_addr_4_reg_428_pp0_iter1_reg[11 : 2] <= DataRAM_1_addr_4_reg_428[11 : 2];
        DataRAM_1_addr_4_reg_428_pp0_iter2_reg[0] <= DataRAM_1_addr_4_reg_428_pp0_iter1_reg[0];
DataRAM_1_addr_4_reg_428_pp0_iter2_reg[11 : 2] <= DataRAM_1_addr_4_reg_428_pp0_iter1_reg[11 : 2];
        DataRAM_1_addr_5_reg_452_pp0_iter1_reg[11 : 2] <= DataRAM_1_addr_5_reg_452[11 : 2];
        DataRAM_1_addr_5_reg_452_pp0_iter2_reg[11 : 2] <= DataRAM_1_addr_5_reg_452_pp0_iter1_reg[11 : 2];
        DataRAM_4_addr_4_reg_434_pp0_iter1_reg[0] <= DataRAM_4_addr_4_reg_434[0];
DataRAM_4_addr_4_reg_434_pp0_iter1_reg[11 : 2] <= DataRAM_4_addr_4_reg_434[11 : 2];
        DataRAM_4_addr_4_reg_434_pp0_iter2_reg[0] <= DataRAM_4_addr_4_reg_434_pp0_iter1_reg[0];
DataRAM_4_addr_4_reg_434_pp0_iter2_reg[11 : 2] <= DataRAM_4_addr_4_reg_434_pp0_iter1_reg[11 : 2];
        DataRAM_4_addr_5_reg_457_pp0_iter1_reg[11 : 2] <= DataRAM_4_addr_5_reg_457[11 : 2];
        DataRAM_4_addr_5_reg_457_pp0_iter2_reg[11 : 2] <= DataRAM_4_addr_5_reg_457_pp0_iter1_reg[11 : 2];
        DataRAM_7_addr_4_reg_440_pp0_iter1_reg[0] <= DataRAM_7_addr_4_reg_440[0];
DataRAM_7_addr_4_reg_440_pp0_iter1_reg[11 : 2] <= DataRAM_7_addr_4_reg_440[11 : 2];
        DataRAM_7_addr_4_reg_440_pp0_iter2_reg[0] <= DataRAM_7_addr_4_reg_440_pp0_iter1_reg[0];
DataRAM_7_addr_4_reg_440_pp0_iter2_reg[11 : 2] <= DataRAM_7_addr_4_reg_440_pp0_iter1_reg[11 : 2];
        DataRAM_7_addr_5_reg_462_pp0_iter1_reg[11 : 2] <= DataRAM_7_addr_5_reg_462[11 : 2];
        DataRAM_7_addr_5_reg_462_pp0_iter2_reg[11 : 2] <= DataRAM_7_addr_5_reg_462_pp0_iter1_reg[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_369 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ModInput_4_reg_472 <= grp_fu_252_p6;
        ModInput_reg_423 <= grp_fu_239_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_369 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ModInput_5_reg_477 <= grp_fu_239_p6;
        ModInput_6_reg_482 <= grp_fu_252_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ModRes_5_reg_487 <= grp_MOD_PLAINTEXTMODULUS_fu_230_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_369_pp0_iter1_reg == 1'd0)))) begin
        reg_265 <= grp_MOD_PLAINTEXTMODULUS_fu_230_ap_return;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_10_address0 = DataRAM_10_addr_5_reg_467_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_10_address0 = DataRAM_10_addr_4_reg_446_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_10_address0 = zext_ln99_4_fu_348_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_10_address0 = zext_ln99_fu_311_p1;
    end else begin
        DataRAM_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_10_address1 = DataRAM_10_addr_3_reg_417_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_10_address1 = DataRAM_10_addr_2_reg_394_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_10_address1 = zext_ln99_3_fu_335_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_10_address1 = j_10_cast79_fu_293_p1;
    end else begin
        DataRAM_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_10_ce0 = 1'b1;
    end else begin
        DataRAM_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_10_ce1 = 1'b1;
    end else begin
        DataRAM_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            DataRAM_10_d0 = reg_265;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            DataRAM_10_d0 = ModRes_5_reg_487;
        end else begin
            DataRAM_10_d0 = 'bx;
        end
    end else begin
        DataRAM_10_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_10_d1 = reg_265;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_10_d1 = grp_MOD_PLAINTEXTMODULUS_fu_230_ap_return;
    end else begin
        DataRAM_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (2'd3 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (2'd3 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_10_we0 = 1'b1;
    end else begin
        DataRAM_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (2'd3 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (2'd3 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_10_we1 = 1'b1;
    end else begin
        DataRAM_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_1_address0 = DataRAM_1_addr_5_reg_452_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_1_address0 = DataRAM_1_addr_4_reg_428_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_1_address0 = zext_ln99_4_fu_348_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_1_address0 = zext_ln99_fu_311_p1;
    end else begin
        DataRAM_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_1_address1 = DataRAM_1_addr_3_reg_399_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_1_address1 = DataRAM_1_addr_2_reg_379_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_1_address1 = zext_ln99_3_fu_335_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_1_address1 = j_10_cast79_fu_293_p1;
    end else begin
        DataRAM_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_1_ce0 = 1'b1;
    end else begin
        DataRAM_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_1_ce1 = 1'b1;
    end else begin
        DataRAM_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            DataRAM_1_d0 = reg_265;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            DataRAM_1_d0 = ModRes_5_reg_487;
        end else begin
            DataRAM_1_d0 = 'bx;
        end
    end else begin
        DataRAM_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_1_d1 = reg_265;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_1_d1 = grp_MOD_PLAINTEXTMODULUS_fu_230_ap_return;
    end else begin
        DataRAM_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (2'd0 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (2'd0 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_1_we0 = 1'b1;
    end else begin
        DataRAM_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (2'd0 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (2'd0 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_1_we1 = 1'b1;
    end else begin
        DataRAM_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_4_address0 = DataRAM_4_addr_5_reg_457_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_4_address0 = DataRAM_4_addr_4_reg_434_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_4_address0 = zext_ln99_4_fu_348_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_4_address0 = zext_ln99_fu_311_p1;
    end else begin
        DataRAM_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_4_address1 = DataRAM_4_addr_3_reg_405_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_4_address1 = DataRAM_4_addr_2_reg_384_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_4_address1 = zext_ln99_3_fu_335_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_4_address1 = j_10_cast79_fu_293_p1;
    end else begin
        DataRAM_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_4_ce0 = 1'b1;
    end else begin
        DataRAM_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_4_ce1 = 1'b1;
    end else begin
        DataRAM_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            DataRAM_4_d0 = reg_265;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            DataRAM_4_d0 = ModRes_5_reg_487;
        end else begin
            DataRAM_4_d0 = 'bx;
        end
    end else begin
        DataRAM_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_4_d1 = reg_265;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_4_d1 = grp_MOD_PLAINTEXTMODULUS_fu_230_ap_return;
    end else begin
        DataRAM_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (2'd1 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (2'd1 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_4_we0 = 1'b1;
    end else begin
        DataRAM_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (2'd1 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (2'd1 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_4_we1 = 1'b1;
    end else begin
        DataRAM_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_7_address0 = DataRAM_7_addr_5_reg_462_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_7_address0 = DataRAM_7_addr_4_reg_440_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_7_address0 = zext_ln99_4_fu_348_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_7_address0 = zext_ln99_fu_311_p1;
    end else begin
        DataRAM_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_7_address1 = DataRAM_7_addr_3_reg_411_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_7_address1 = DataRAM_7_addr_2_reg_389_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_7_address1 = zext_ln99_3_fu_335_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_7_address1 = j_10_cast79_fu_293_p1;
    end else begin
        DataRAM_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_7_ce0 = 1'b1;
    end else begin
        DataRAM_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_7_ce1 = 1'b1;
    end else begin
        DataRAM_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            DataRAM_7_d0 = reg_265;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            DataRAM_7_d0 = ModRes_5_reg_487;
        end else begin
            DataRAM_7_d0 = 'bx;
        end
    end else begin
        DataRAM_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_7_d1 = reg_265;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_7_d1 = grp_MOD_PLAINTEXTMODULUS_fu_230_ap_return;
    end else begin
        DataRAM_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (2'd2 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (2'd2 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_7_we0 = 1'b1;
    end else begin
        DataRAM_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (2'd2 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (2'd2 == RAMSel_cast_read_reg_363) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_7_we1 = 1'b1;
    end else begin
        DataRAM_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_369 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 13'd0;
    end else begin
        ap_sig_allocacmp_j = j_10_fu_56;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp93) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp90) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp88) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp77) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_MOD_PLAINTEXTMODULUS_fu_230_ap_ce = 1'b1;
    end else begin
        grp_MOD_PLAINTEXTMODULUS_fu_230_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_MOD_PLAINTEXTMODULUS_fu_230_input_val = ModInput_6_reg_482;
    end else if (((tmp_reg_369 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_MOD_PLAINTEXTMODULUS_fu_230_input_val = ModInput_5_reg_477;
    end else if (((tmp_reg_369 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_MOD_PLAINTEXTMODULUS_fu_230_input_val = ModInput_4_reg_472;
    end else if (((tmp_reg_369 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_MOD_PLAINTEXTMODULUS_fu_230_input_val = ModInput_reg_423;
    end else begin
        grp_MOD_PLAINTEXTMODULUS_fu_230_input_val = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign RAMSel_cast_read_reg_363 = RAMSel_cast;

assign add_ln96_fu_319_p2 = (ap_sig_allocacmp_j + 13'd4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp90 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp93 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp77 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp88 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign empty_fu_301_p1 = ap_sig_allocacmp_j[11:0];

assign j_10_cast79_fu_293_p1 = ap_sig_allocacmp_j;

assign or_ln96_3_fu_330_p2 = (empty_reg_373 | 12'd2);

assign or_ln96_4_fu_343_p2 = (empty_reg_373 | 12'd3);

assign or_ln96_fu_305_p2 = (empty_fu_301_p1 | 12'd1);

assign tmp_fu_285_p3 = ap_sig_allocacmp_j[32'd12];

assign zext_ln99_3_fu_335_p1 = or_ln96_3_fu_330_p2;

assign zext_ln99_4_fu_348_p1 = or_ln96_4_fu_343_p2;

assign zext_ln99_fu_311_p1 = or_ln96_fu_305_p2;

always @ (posedge ap_clk) begin
    DataRAM_1_addr_3_reg_399[0] <= 1'b1;
    DataRAM_1_addr_3_reg_399_pp0_iter1_reg[0] <= 1'b1;
    DataRAM_1_addr_3_reg_399_pp0_iter2_reg[0] <= 1'b1;
    DataRAM_4_addr_3_reg_405[0] <= 1'b1;
    DataRAM_4_addr_3_reg_405_pp0_iter1_reg[0] <= 1'b1;
    DataRAM_4_addr_3_reg_405_pp0_iter2_reg[0] <= 1'b1;
    DataRAM_7_addr_3_reg_411[0] <= 1'b1;
    DataRAM_7_addr_3_reg_411_pp0_iter1_reg[0] <= 1'b1;
    DataRAM_7_addr_3_reg_411_pp0_iter2_reg[0] <= 1'b1;
    DataRAM_10_addr_3_reg_417[0] <= 1'b1;
    DataRAM_10_addr_3_reg_417_pp0_iter1_reg[0] <= 1'b1;
    DataRAM_10_addr_3_reg_417_pp0_iter2_reg[0] <= 1'b1;
    DataRAM_1_addr_4_reg_428[1] <= 1'b1;
    DataRAM_1_addr_4_reg_428_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_1_addr_4_reg_428_pp0_iter2_reg[1] <= 1'b1;
    DataRAM_4_addr_4_reg_434[1] <= 1'b1;
    DataRAM_4_addr_4_reg_434_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_4_addr_4_reg_434_pp0_iter2_reg[1] <= 1'b1;
    DataRAM_7_addr_4_reg_440[1] <= 1'b1;
    DataRAM_7_addr_4_reg_440_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_7_addr_4_reg_440_pp0_iter2_reg[1] <= 1'b1;
    DataRAM_10_addr_4_reg_446[1] <= 1'b1;
    DataRAM_10_addr_4_reg_446_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_10_addr_4_reg_446_pp0_iter2_reg[1] <= 1'b1;
    DataRAM_1_addr_5_reg_452[1:0] <= 2'b11;
    DataRAM_1_addr_5_reg_452_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_1_addr_5_reg_452_pp0_iter2_reg[1:0] <= 2'b11;
    DataRAM_4_addr_5_reg_457[1:0] <= 2'b11;
    DataRAM_4_addr_5_reg_457_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_4_addr_5_reg_457_pp0_iter2_reg[1:0] <= 2'b11;
    DataRAM_7_addr_5_reg_462[1:0] <= 2'b11;
    DataRAM_7_addr_5_reg_462_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_7_addr_5_reg_462_pp0_iter2_reg[1:0] <= 2'b11;
    DataRAM_10_addr_5_reg_467[1:0] <= 2'b11;
    DataRAM_10_addr_5_reg_467_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_10_addr_5_reg_467_pp0_iter2_reg[1:0] <= 2'b11;
end

endmodule //Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113
