   1               		.file	"ServerTDMA.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__RAMPZ__ = 0x3b
   6               	__tmp_reg__ = 0
   7               	__zero_reg__ = 1
   8               		.text
   9               	.Ltext0:
  10               		.cfi_sections	.debug_frame
  12               	sysclk_get_main_hz:
  13               	.LFB67:
  14               		.file 1 "../../../platform/common/services/clock/mega/sysclk.h"
   1:../../../platform/common/services/clock/mega/sysclk.h **** /**
   2:../../../platform/common/services/clock/mega/sysclk.h ****  * \file
   3:../../../platform/common/services/clock/mega/sysclk.h ****  *
   4:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Chip-specific system clock management functions
   5:../../../platform/common/services/clock/mega/sysclk.h ****  *
   6:../../../platform/common/services/clock/mega/sysclk.h ****  * Copyright (c) 2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/mega/sysclk.h ****  *
   8:../../../platform/common/services/clock/mega/sysclk.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/mega/sysclk.h ****  *
  10:../../../platform/common/services/clock/mega/sysclk.h ****  * \page License
  11:../../../platform/common/services/clock/mega/sysclk.h ****  *
  12:../../../platform/common/services/clock/mega/sysclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/mega/sysclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/mega/sysclk.h ****  *
  15:../../../platform/common/services/clock/mega/sysclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/mega/sysclk.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/mega/sysclk.h ****  *
  18:../../../platform/common/services/clock/mega/sysclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/mega/sysclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/mega/sysclk.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/mega/sysclk.h ****  *
  22:../../../platform/common/services/clock/mega/sysclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/mega/sysclk.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/mega/sysclk.h ****  *
  25:../../../platform/common/services/clock/mega/sysclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/mega/sysclk.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/mega/sysclk.h ****  *
  28:../../../platform/common/services/clock/mega/sysclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/mega/sysclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/mega/sysclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/mega/sysclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/mega/sysclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/mega/sysclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/mega/sysclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/mega/sysclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/mega/sysclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/mega/sysclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/mega/sysclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/mega/sysclk.h ****  *
  40:../../../platform/common/services/clock/mega/sysclk.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/mega/sysclk.h ****  *
  42:../../../platform/common/services/clock/mega/sysclk.h ****  */
  43:../../../platform/common/services/clock/mega/sysclk.h **** #ifndef MEGA_SYSCLK_H_INCLUDED
  44:../../../platform/common/services/clock/mega/sysclk.h **** #define MEGA_SYSCLK_H_INCLUDED
  45:../../../platform/common/services/clock/mega/sysclk.h **** 
  46:../../../platform/common/services/clock/mega/sysclk.h **** #include <board.h>
  47:../../../platform/common/services/clock/mega/sysclk.h **** #include <compiler.h>
  48:../../../platform/common/services/clock/mega/sysclk.h **** #include <parts.h>
  49:../../../platform/common/services/clock/mega/sysclk.h **** 
  50:../../../platform/common/services/clock/mega/sysclk.h **** /* Include clock configuration for the project. */
  51:../../../platform/common/services/clock/mega/sysclk.h **** #include <conf_clock.h>
  52:../../../platform/common/services/clock/mega/sysclk.h **** 
  53:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef __cplusplus
  54:../../../platform/common/services/clock/mega/sysclk.h **** extern "C" {
  55:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  56:../../../platform/common/services/clock/mega/sysclk.h **** #define ASM __asm__
  57:../../../platform/common/services/clock/mega/sysclk.h **** 
  58:../../../platform/common/services/clock/mega/sysclk.h **** /* CONFIG_SYSCLK_PSDIV  to use default if not defined*/
  59:../../../platform/common/services/clock/mega/sysclk.h **** #ifndef CONFIG_SYSCLK_PSDIV
  60:../../../platform/common/services/clock/mega/sysclk.h **** # define CONFIG_SYSCLK_PSDIV    SYSCLK_PSDIV_8
  61:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  62:../../../platform/common/services/clock/mega/sysclk.h **** 
  63:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Prescaler Setting (relative to CLKsys) */
  64:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
  65:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_1      0   /* !< Do not prescale */
  66:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_2      1   /* !< Prescale CLKper4 by 2 */
  67:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_4      2   /* !< Prescale CLKper4 by 4 */
  68:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_8      3   /* !< Prescale CLKper4 by 8 */
  69:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_16     4   /* !< Prescale CLKper4 by 16 */
  70:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_32     5   /* !< Prescale CLKper4 by 32 */
  71:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_64     6   /* !< Prescale CLKper4 by 64 */
  72:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_128    7   /* !< Prescale CLKper4 by 128 */
  73:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_256    8   /* !< Prescale CLKper4 by 256 */
  74:../../../platform/common/services/clock/mega/sysclk.h **** 
  75:../../../platform/common/services/clock/mega/sysclk.h **** /* @} */
  76:../../../platform/common/services/clock/mega/sysclk.h **** 
  77:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF || MEGA_XX0_1 || MEGA_XX4 || MEGA_XX4_A
  78:../../../platform/common/services/clock/mega/sysclk.h **** 
  79:../../../platform/common/services/clock/mega/sysclk.h **** #define NUMBER_OF_POWER_REG       2
  80:../../../platform/common/services/clock/mega/sysclk.h **** /*Starting Address for power reduction*/
  81:../../../platform/common/services/clock/mega/sysclk.h **** #define POWER_REG_ADD             PRR0
  82:../../../platform/common/services/clock/mega/sysclk.h **** 
  83:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Power Reduction  Clock Port Numbers */
  84:../../../platform/common/services/clock/mega/sysclk.h **** enum power_red_id {
  85:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG0,     /* !< Devices on PRR0 */
  86:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX4 || !MEGA_XX4_A || MEGA_XX0_1
  87:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG1,     /* !< Devices on PRR1 */
  88:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  89:../../../platform/common/services/clock/mega/sysclk.h **** };
  90:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  91:../../../platform/common/services/clock/mega/sysclk.h **** 
  92:../../../platform/common/services/clock/mega/sysclk.h **** /****************************************************
  93:../../../platform/common/services/clock/mega/sysclk.h ****  * Given a dummy type but not used for these groups
  94:../../../platform/common/services/clock/mega/sysclk.h ****  * to support for otherthen megaRF device.
  95:../../../platform/common/services/clock/mega/sysclk.h ****  **************************************************/
  96:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX8 || MEGA_XX8_A || MEGA_UNSPECIFIED
  97:../../../platform/common/services/clock/mega/sysclk.h **** #define NUMBER_OF_POWER_REG       1
  98:../../../platform/common/services/clock/mega/sysclk.h **** /*Starting Address for power reduction*/
  99:../../../platform/common/services/clock/mega/sysclk.h **** #define POWER_REG_ADD             PRR
 100:../../../platform/common/services/clock/mega/sysclk.h **** 
 101:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Power Reduction  Clock Port Numbers */
 102:../../../platform/common/services/clock/mega/sysclk.h **** enum power_red_id {
 103:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG0,     /* !< Devices on PRR */
 104:../../../platform/common/services/clock/mega/sysclk.h **** };
 105:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 106:../../../platform/common/services/clock/mega/sysclk.h **** 
 107:../../../platform/common/services/clock/mega/sysclk.h **** /* Bit mask for the power reduction register based on */
 108:../../../platform/common/services/clock/mega/sysclk.h **** /*   MCU ARCH.                                        */
 109:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 110:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for PRR2 */
 111:../../../platform/common/services/clock/mega/sysclk.h **** 
 112:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM0_bm                       1 << PRRAM0
 113:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM1_bm                       1 << PRRAM1
 114:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM2_bm                       1 << PRRAM2
 115:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM3_bm                       1 << PRRAM3
 116:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 117:../../../platform/common/services/clock/mega/sysclk.h **** 
 118:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for the power reduction 0 or PRR*/
 119:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN0 && !MEGA_XX_UN0
 120:../../../platform/common/services/clock/mega/sysclk.h **** #define PRADC_bm                        1 << PRADC
 121:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART0_bm                     1 << PRUSART0
 122:../../../platform/common/services/clock/mega/sysclk.h **** #define PRSPI_bm                        1 << PRSPI
 123:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM1_bm                       1 << PRTIM1
 124:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 125:../../../platform/common/services/clock/mega/sysclk.h **** 
 126:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 127:../../../platform/common/services/clock/mega/sysclk.h **** #define PRPGA_bm                        1 << PRPGA
 128:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 129:../../../platform/common/services/clock/mega/sysclk.h **** 
 130:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_UNSPECIFIED
 131:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM0_bm                       1 << PRTIM0
 132:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM2_bm                       1 << PRTIM2
 133:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTWI_bm                        1 << PRTWI
 134:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 135:../../../platform/common/services/clock/mega/sysclk.h **** 
 136:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX_UN2
 137:../../../platform/common/services/clock/mega/sysclk.h **** #define PRLCD_bm                        1 << PRLCD
 138:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 139:../../../platform/common/services/clock/mega/sysclk.h **** 
 140:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for  PRR1  */
 141:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef PRR1
 142:../../../platform/common/services/clock/mega/sysclk.h **** #if (MEGA_XX4 || MEGA_XX4_A)
 143:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM3_bm                       1 << PRTIM3
 144:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 145:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 146:../../../platform/common/services/clock/mega/sysclk.h **** 
 147:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF || MEGA_XX4 || MEGA_XX4_A
 148:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART1_bm                     1 << PRUSART1
 149:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART2_bm                     1 << PRUSART2
 150:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART3_bm                     1 << PRUSART3
 151:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM3_bm                       1 << PRTIM3
 152:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM4_bm                       1 << PRTIM4
 153:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM5_bm                       1 << PRTIM5
 154:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 155:../../../platform/common/services/clock/mega/sysclk.h **** 
 156:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 157:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTRX24_bm                      1 << PRTRX24
 158:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 159:../../../platform/common/services/clock/mega/sysclk.h **** 
 160:../../../platform/common/services/clock/mega/sysclk.h **** /**
 161:../../../platform/common/services/clock/mega/sysclk.h ****  * \name Querying the system clock and its derived clocks
 162:../../../platform/common/services/clock/mega/sysclk.h ****  */
 163:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
 164:../../../platform/common/services/clock/mega/sysclk.h **** 
 165:../../../platform/common/services/clock/mega/sysclk.h **** /**
 166:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of the main system clock
 167:../../../platform/common/services/clock/mega/sysclk.h ****  * To know the clock value at what frequency the main clock is running
 168:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the main system clock, in Hz.
 169:../../../platform/common/services/clock/mega/sysclk.h ****  * \todo : please initialize the SYSCLK_SOURCE in conf_clock.h file for
 170:../../../platform/common/services/clock/mega/sysclk.h ****  * configured source clock using fuses.
 171:../../../platform/common/services/clock/mega/sysclk.h ****  * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 172:../../../platform/common/services/clock/mega/sysclk.h ****  * oscillator for clock source.
 173:../../../platform/common/services/clock/mega/sysclk.h ****  */
 174:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_main_hz(void)
 175:../../../platform/common/services/clock/mega/sysclk.h **** {
  15               		.loc 1 175 0
  16               		.cfi_startproc
  17 0000 CF93      		push r28
  18               	.LCFI0:
  19               		.cfi_def_cfa_offset 3
  20               		.cfi_offset 28, -2
  21 0002 DF93      		push r29
  22               	.LCFI1:
  23               		.cfi_def_cfa_offset 4
  24               		.cfi_offset 29, -3
  25 0004 CDB7      		in r28,__SP_L__
  26 0006 DEB7      		in r29,__SP_H__
  27               	.LCFI2:
  28               		.cfi_def_cfa_register 28
  29               	/* prologue: function */
  30               	/* frame size = 0 */
  31               	/* stack size = 2 */
  32               	.L__stack_usage = 2
 176:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (SYSCLK_SOURCE) {
 177:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_RC16MHZ:
 178:../../../platform/common/services/clock/mega/sysclk.h **** 		return 16000000UL;
 179:../../../platform/common/services/clock/mega/sysclk.h **** 
 180:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_RC128KHZ:
 181:../../../platform/common/services/clock/mega/sysclk.h **** 		return 128000UL;
 182:../../../platform/common/services/clock/mega/sysclk.h **** 
 183:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 184:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_TRS16MHZ:
 185:../../../platform/common/services/clock/mega/sysclk.h **** 		return 16000000UL;
  33               		.loc 1 185 0
  34 0008 80E0      		ldi r24,0
  35 000a 94E2      		ldi r25,lo8(36)
  36 000c A4EF      		ldi r26,lo8(-12)
  37 000e B0E0      		ldi r27,0
 186:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 187:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef BOARD_EXTERNAL_CLK
 188:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_EXTERNAL:
 189:../../../platform/common/services/clock/mega/sysclk.h **** 		return BOARD_EXTERNAL_CLK;
 190:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 191:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 192:../../../platform/common/services/clock/mega/sysclk.h **** 
 193:../../../platform/common/services/clock/mega/sysclk.h **** 		return 1000000UL;
 194:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 195:../../../platform/common/services/clock/mega/sysclk.h **** }
  38               		.loc 1 195 0
  39 0010 BC01      		movw r22,r24
  40 0012 CD01      		movw r24,r26
  41               	/* epilogue start */
  42 0014 DF91      		pop r29
  43 0016 CF91      		pop r28
  44 0018 0895      		ret
  45               		.cfi_endproc
  46               	.LFE67:
  49               	sysclk_get_source_clock_hz:
  50               	.LFB68:
 196:../../../platform/common/services/clock/mega/sysclk.h **** 
 197:../../../platform/common/services/clock/mega/sysclk.h **** /**
 198:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of source clock in Hz.
 199:../../../platform/common/services/clock/mega/sysclk.h ****  *
 200:../../../platform/common/services/clock/mega/sysclk.h ****  * This clock always runs at the same rate as the CPU clock unless the divider
 201:../../../platform/common/services/clock/mega/sysclk.h ****  * is set.
 202:../../../platform/common/services/clock/mega/sysclk.h ****  *
 203:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the system clock, in Hz.
 204:../../../platform/common/services/clock/mega/sysclk.h ****  */
 205:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_source_clock_hz(void)
 206:../../../platform/common/services/clock/mega/sysclk.h **** {
  51               		.loc 1 206 0
  52               		.cfi_startproc
  53 001a CF93      		push r28
  54               	.LCFI3:
  55               		.cfi_def_cfa_offset 3
  56               		.cfi_offset 28, -2
  57 001c DF93      		push r29
  58               	.LCFI4:
  59               		.cfi_def_cfa_offset 4
  60               		.cfi_offset 29, -3
  61 001e CDB7      		in r28,__SP_L__
  62 0020 DEB7      		in r29,__SP_H__
  63               	.LCFI5:
  64               		.cfi_def_cfa_register 28
  65               	/* prologue: function */
  66               	/* frame size = 0 */
  67               	/* stack size = 2 */
  68               	.L__stack_usage = 2
 207:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (CONFIG_SYSCLK_PSDIV) {
 208:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_1: /* Fall through */
 209:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 210:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 211:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 212:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 213:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz();
  69               		.loc 1 213 0
  70 0022 0E94 0000 		call sysclk_get_main_hz
  71 0026 DC01      		movw r26,r24
  72 0028 CB01      		movw r24,r22
 214:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 215:../../../platform/common/services/clock/mega/sysclk.h **** 
 216:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_2:
 217:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 218:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 219:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 220:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 221:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 222:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 223:../../../platform/common/services/clock/mega/sysclk.h **** 
 224:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_4:
 225:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 226:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 227:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 228:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 229:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 230:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 231:../../../platform/common/services/clock/mega/sysclk.h **** 
 232:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_8:
 233:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 234:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 235:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 236:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 237:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 238:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 239:../../../platform/common/services/clock/mega/sysclk.h **** 
 240:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_16:
 241:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 242:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 243:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 244:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 245:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 246:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 247:../../../platform/common/services/clock/mega/sysclk.h **** 
 248:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_32:
 249:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 250:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 251:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 252:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 253:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 254:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 255:../../../platform/common/services/clock/mega/sysclk.h **** 
 256:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_64:
 257:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 258:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 259:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 260:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 261:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 262:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 263:../../../platform/common/services/clock/mega/sysclk.h **** 
 264:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_128:
 265:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 266:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 267:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 268:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 269:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 270:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 271:../../../platform/common/services/clock/mega/sysclk.h **** 
 272:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_256:
 273:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 274:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 275:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 512;
 276:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 277:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 278:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 279:../../../platform/common/services/clock/mega/sysclk.h **** 
 280:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 281:../../../platform/common/services/clock/mega/sysclk.h **** 		/*Invalide case*/
 282:../../../platform/common/services/clock/mega/sysclk.h **** 		return 0;
 283:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 284:../../../platform/common/services/clock/mega/sysclk.h **** }
  73               		.loc 1 284 0
  74 002a BC01      		movw r22,r24
  75 002c CD01      		movw r24,r26
  76               	/* epilogue start */
  77 002e DF91      		pop r29
  78 0030 CF91      		pop r28
  79 0032 0895      		ret
  80               		.cfi_endproc
  81               	.LFE68:
  83               		.section	.progmem.data.baudctrl_1mhz,"a",@progbits
  86               	baudctrl_1mhz:
  87 0000 3300      		.word	51
  88 0002 1900      		.word	25
  89 0004 0C00      		.word	12
  90 0006 0600      		.word	6
  91 0008 0300      		.word	3
  92 000a 0200      		.word	2
  93 000c 0100      		.word	1
  94 000e FF00      		.word	255
  95               		.section	.progmem.data.baudctrl_8mhz,"a",@progbits
  98               	baudctrl_8mhz:
  99 0000 A001      		.word	416
 100 0002 CF00      		.word	207
 101 0004 6700      		.word	103
 102 0006 3300      		.word	51
 103 0008 1900      		.word	25
 104 000a 0C00      		.word	12
 105 000c 0700      		.word	7
 106 000e 0800      		.word	8
 107               		.section	.progmem.data.baudctrl_16mhz,"a",@progbits
 110               	baudctrl_16mhz:
 111 0000 4003      		.word	832
 112 0002 A001      		.word	416
 113 0004 CF00      		.word	207
 114 0006 6700      		.word	103
 115 0008 3300      		.word	51
 116 000a 1900      		.word	25
 117 000c 1000      		.word	16
 118 000e 1000      		.word	16
 119               		.text
 121               	usart_double_baud_enable:
 122               	.LFB101:
 123               		.file 2 "../../../platform/mega_rf/drivers/usart/usart_megarf.h"
   1:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
   2:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \file
   3:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
   4:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief USART driver for AVR MEGARF.
   5:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
   6:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * This file contains basic functions for the AVR MEGA USART, with support for
   7:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * all modes, settings and clock speeds.
   8:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
   9:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Copyright (c) 2013-2015 Atmel Corporation. All rights reserved.
  10:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  11:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \asf_license_start
  12:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  13:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \page License
  14:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  15:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Redistribution and use in source and binary forms, with or without
  16:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * modification, are permitted provided that the following conditions are met:
  17:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  18:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  19:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    this list of conditions and the following disclaimer.
  20:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  21:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    this list of conditions and the following disclaimer in the documentation
  23:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    and/or other materials provided with the distribution.
  24:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  25:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  26:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    from this software without specific prior written permission.
  27:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  28:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 4. This software may only be redistributed and used in connection with an
  29:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    Atmel microcontroller product.
  30:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  31:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  32:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  33:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  34:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  35:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  36:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  37:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  38:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  39:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  40:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  41:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * POSSIBILITY OF SUCH DAMAGE.
  42:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  43:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \asf_license_stop
  44:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  45:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
  46:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #ifndef _USART_MEGARF_H_
  47:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define _USART_MEGARF_H_
  48:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  49:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #ifdef __cplusplus
  50:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** extern "C" {
  51:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #endif
  52:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  53:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #include "compiler.h"
  54:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #include "status_codes.h"
  55:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  56:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
  57:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \defgroup megarf_usart_group USART module (USART)
  58:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  59:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * See \ref megarf_usart_quickstart.
  60:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  61:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * This is a driver for configuring, enabling, disabling and use of the on-chip
  62:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * USART.
  63:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  64:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \section dependencies Dependencies
  65:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  66:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * The USART module depends on the following modules:
  67:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  - \ref sysclk_group for peripheral clock control.
  68:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  - \ref port_driver_group for peripheral io port control.
  69:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  70:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * @{
  71:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
  72:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  73:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 1200 */
  74:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_1200      0x00
  75:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 2400 */
  76:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_2400      0x01
  77:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 4800 */
  78:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_4800      0x02
  79:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 9600 */
  80:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_9600      0x03
  81:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 19200 */
  82:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_19200     0x04
  83:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 38400 */
  84:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_38400     0x05
  85:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 57600 */
  86:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_57600     0x06
  87:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 115200 */
  88:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_115200    0x07
  89:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Baudrate not in lookup table */
  90:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_UNDEFINED 0xFF
  91:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  92:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef volatile uint8_t register8_t;
  93:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef volatile uint16_t register16_t;
  94:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Universal Synchronous/Asynchronous Receiver/Transmitter */
  95:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef struct USART_struct {
  96:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UCSRnA;  /* Control Register A */
  97:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UCSRnB;  /* Control Register B */
  98:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UCSRnC;  /* Control Register C */
  99:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t reserved;
 100:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register16_t UBRR;  /* Baud Rate Register Value */
 101:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UDR;  /* I/O Data Register */
 102:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_t;
 103:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 104:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USARTA0    (*(USART_t *)0xC0)   /* Universal Asynchronous
 105:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                 * Receiver-Transmitter A0 */
 106:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USARTA1    (*(USART_t *)0XC8)   /* Universal Asynchronous
 107:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                 * Receiver-Transmitter A1 */
 108:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 109:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* USART.UCSRxA  bit masks and bit positions */
 110:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXC_bm  0x80 /* RX complete bit mask.*/
 111:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXC_bp  7 /* RX complete bit position.*/
 112:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 113:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXC_bm  0x40 /* TX complete bit mask.*/
 114:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXC_bp  6 /* TX complete bit position.*/
 115:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 116:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRE_bm  0x20 /* DATA Register Empty Bit mask.*/
 117:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRE_bp  5 /*  DATA Register Empty bit position.*/
 118:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 119:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_FE_bm   0x10 /* Frame Error bit mask.*/
 120:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_FE_bp   4 /*Frame error bit position.*/
 121:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 122:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DOR_bm  0x08 /* Data Over Run bit mask.*/
 123:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DOR_bp  3 /* Data Over Run bit position.*/
 124:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 125:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UPE_bm  0x04 /* Parity error bit mask.*/
 126:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UPE_bp  2 /* Parity error bit position.*/
 127:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 128:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_U2X_bm  0x02 /* Double TX speed bit mask.*/
 129:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_U2X_bp  1 /* Double TX speed bit position.*/
 130:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 131:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_MPCM_bm  0x01 /* Multi Processor bit mask.*/
 132:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_MPMC_bp  0 /* Multi processor bit position.*/
 133:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 134:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* USART.UCSRxB  bit masks and bit positions */
 135:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXCIE_bm  0x80 /* RX complete interrupt Enable bit mask.*/
 136:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXCIE_bp  7 /* RX complete interrupt Enable bit position.*/
 137:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 138:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXCIE_bm  0x40 /* TX complete interrupt Enable bit mask.*/
 139:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXCIE_bp  6 /* TX complete interrupt Enable bit position.*/
 140:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 141:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRIE_bm  0x20 /* Data register empty interrupt Enable bit mask.*/
 142:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRIE_bp  5 /* Data register empty interrupt Enable bit position.*/
 143:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 144:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXEN_bm  0x10  /* Receiver Enable bit mask. */
 145:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXEN_bp  4  /* Receiver Enable bit position. */
 146:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 147:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXEN_bm  0x08  /* Transmitter Enable bit mask. */
 148:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXEN_bp  3  /* Transmitter Enable bit position. */
 149:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 150:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE2_bm  0x04  /* Character Size bit mask. */
 151:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE2_bp  2 /* Character Size bit position. */
 152:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 153:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXB8_bm  0x02  /* Transmit bit 8 bit mask. */
 154:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXB8_bp  1  /* Transmit bit 8 bit position. */
 155:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 156:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXB8_bm  0x01  /* Transmit bit 8 bit mask. */
 157:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXB8_bp  0  /* Transmit bit 8 bit position. */
 158:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 159:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* USART.UCSRxC  bit masks and bit positions */
 160:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_gm  0xC0 /* USART Mode Select 01 grp mask.*/
 161:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_gp  6 /* USART Mode Select 01 grp position.*/
 162:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 163:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_bm  0x80 /* USART Mode Select 01 bit mask.*/
 164:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_bp  7 /* USART Mode Select 01 bit position.*/
 165:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 166:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL00_bm  0x40 /* USART Mode Select 00 bit mask.*/
 167:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL00_bp  6 /* USART Mode Select 00 bit position.*/
 168:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 169:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE_gm  0x30 /* USART Parity Mode Select grp mask.*/
 170:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE_gp  4 /* USART Parity Mode Select grp position.*/
 171:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 172:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE01_bm  0x20 /* USART Parity Mode Select 01 bit mask.*/
 173:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE01_bp  5 /* USART Parity Mode Select 01 bit position.*/
 174:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 175:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE00_bm  0x10 /* USART Parity Mode Select 00 bit mask.*/
 176:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE00_bp  4 /* USART Parity Mode Select 00 bit position.*/
 177:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 178:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_STOPB_bm  0x08 /* USART stop bit mask.*/
 179:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_STOPB_bp  3 /* USART stop bit Position.*/
 180:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 181:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01C_gm  0x06  /* Character Size 10 bit 1 mask. */
 182:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01C_gp  1 /* Character Size 10 bit position. */
 183:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 184:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01_bm  0x04  /* Character Size 10 bit 1 mask. */
 185:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01_bp  2 /* Character Size 10 bit position. */
 186:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 187:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE00_bm  0x02  /* Character Size 00 bit 1 mask. */
 188:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE00_bp  1 /* Character Size bit 00 position. */
 189:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 190:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPOL_bm  0x01  /* Sync mode Pol bit 1 mask. */
 191:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPOL_bp  0 /*Sync mode Pol bit 0 position */
 192:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 193:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPHA_bm 0x02 /* Clock Phase bit mask. */
 194:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPHA_bp 1 /* Clock Phase bit position. */
 195:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 196:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DORD_bm 0x04 /* Data order bit mask. */
 197:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DORD_bp 2 /* Data order bit position. */
 198:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 199:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Character Size */
 200:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef enum USART_CHSIZE_enum {
 201:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_5BIT_gc = (0x00),  /* Character size: 5 bit */
 202:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_6BIT_gc = (0x01),  /* Character size: 6 bit */
 203:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_7BIT_gc = (0x02),  /* Character size: 7 bit */
 204:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_8BIT_gc = (0x03),  /* Character size: 8 bit */
 205:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_9BIT_gc = (0x07),  /* Character size: 9 bit */
 206:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_CHSIZE_t;
 207:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 208:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Communication Mode */
 209:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef enum USART_CMODE_enum {
 210:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_ASYNCHRONOUS_gc = (0x00 << USART_UMSEL01_gp),  /*
 211:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            *
 212:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            *
 213:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            *Asynchronous
 214:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            * Mode */
 215:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_SYNCHRONOUS_gc = (0x01 << USART_UMSEL01_gp),  /* Synchronous
 216:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                           * Mode */
 217:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_IRDA_gc = (0x02 << USART_UMSEL01_gp),  /* IrDA Mode */
 218:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_MSPI_gc = (0x03 << USART_UMSEL01_gp),  /* Master SPI Mode */
 219:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_CMODE_t;
 220:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 221:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Parity Mode */
 222:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef enum USART_PMODE_enum {
 223:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_DISABLED_gc = (0x00 << USART_PMODE_gp),  /* No Parity */
 224:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_EVEN_gc = (0x02 << USART_PMODE_gp),  /* Even Parity */
 225:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_ODD_gc = (0x03 << USART_PMODE_gp),  /* Odd Parity */
 226:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_PMODE_t;
 227:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 228:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Lookup table containing baudctrl values for CPU frequency 1 Mhz */
 229:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static PROGMEM_DECLARE(uint16_t, baudctrl_1mhz[]) = {
 230:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0033, /* Baud: 1200 */
 231:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0019, /* Baud: 2400 */
 232:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x000C, /* Baud: 4800 */
 233:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0006, /* Baud: 9600 */
 234:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0003, /* Baud: 19200 */
 235:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0002, /* Baud: 38400 */
 236:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0001, /* Baud: 57600 */
 237:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_BAUD_UNDEFINED, /* Baud: 115200 */
 238:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** };
 239:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 240:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Lookup table containing baudctrl values for CPU frequency 8 Mhz */
 241:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static PROGMEM_DECLARE(uint16_t, baudctrl_8mhz[]) = {
 242:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x01A0, /* Baud: 1200 */
 243:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x00CF, /* Baud: 2400 */
 244:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0067, /* Baud: 4800 */
 245:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0033, /* Baud: 9600 */
 246:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0019, /* Baud: 19200 */
 247:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x000C, /* Baud: 38400 */
 248:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0007, /* Baud: 57600 */
 249:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0008, /* Baud: 115200 */
 250:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** };
 251:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 252:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Lookup table containing baudctrl values for CPU frequency 16 Mhz */
 253:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static PROGMEM_DECLARE(uint16_t, baudctrl_16mhz[]) = {
 254:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0340, /* Baud: 1200 */
 255:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x01A0, /* Baud: 2400 */
 256:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x00CF, /* Baud: 4800 */
 257:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0067, /* Baud: 9600 */
 258:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0033, /* Baud: 19200 */
 259:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0019, /* Baud: 38400 */
 260:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0010, /* Baud: 57600 */
 261:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0010, /* Baud: 115200 */
 262:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** };
 263:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 264:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 265:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Input parameters when initializing RS232 and similar modes. */
 266:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef struct usart_rs232_options {
 267:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Set baud rate of the USART (unused in slave modes). */
 268:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint32_t baudrate;
 269:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 270:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Number of bits to transmit as a character (5 to 9). */
 271:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_t charlength;
 272:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 273:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Parity type: USART_PMODE_DISABLED_gc, USART_PMODE_EVEN_gc, */
 274:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! USART_PMODE_ODD_gc. */
 275:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_t paritytype;
 276:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 277:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Number of stop bits between two characters: */
 278:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! true: 2 stop bits */
 279:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! false: 1 stop bit */
 280:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	bool stopbits;
 281:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } usart_rs232_options_t;
 282:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 283:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Input parameters when initializing SPI master mode. */
 284:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef struct usart_spi_options {
 285:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Set baud rate of the USART in SPI mode. */
 286:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint32_t baudrate;
 287:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 288:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! SPI transmission mode. */
 289:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint8_t spimode;
 290:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 291:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint8_t data_order;
 292:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } usart_spi_options_t;
 293:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 294:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 295:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 296:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART receiver.
 297:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 298:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module
 299:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 300:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_enable(USART_t *usart)
 301:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 302:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_RXEN_bm;
 303:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 304:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 305:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 306:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART receiver.
 307:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 308:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 309:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 310:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_disable(USART_t *usart)
 311:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 312:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_RXEN_bm;
 313:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 314:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 315:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 316:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief  Configure the USART frame format.
 317:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 318:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  Sets the frame format, Frame Size, parity mode and number of stop bits.
 319:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 320:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param usart Pointer to the USART module
 321:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param charSize The character size. Use USART_CHSIZE_t type.
 322:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param parityMode The parity Mode. Use USART_PMODE_t type.
 323:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param twoStopBits Enable two stop bit mode. Use bool type.
 324:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 325:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
 326:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 		USART_PMODE_t parityMode, bool twoStopBits)
 327:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 328:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC
 329:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 		= ((usart)->UCSRnC &
 330:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
 331:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			<< USART_CHSIZE01C_gp);
 332:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB
 333:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 		= ((usart)->UCSRnB &
 334:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
 335:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			<< USART_CHSIZE2_bp);
 336:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 337:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;
 338:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 339:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
 340:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			<< USART_STOPB_bp);
 341:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 342:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 343:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 344:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART transmitter.
 345:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 346:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 347:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 348:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_enable(USART_t *usart)
 349:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 350:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_TXEN_bm;
 351:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 352:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 353:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 354:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART transmitter.
 355:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 356:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 357:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 358:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_disable(USART_t *usart)
 359:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 360:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_TXEN_bm;
 361:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 362:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 363:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 364:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART transmit complete interrupt.
 365:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 366:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 367:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 368:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_complete_interrupt_enable(USART_t *usart)
 369:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 370:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_TXC_bm;
 371:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 372:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 373:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 374:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART receive complete interrupt.
 375:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 376:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 377:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 378:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_complete_interrupt_enable(USART_t *usart)
 379:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 380:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_RXC_bm;
 381:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 382:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 383:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 384:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART data register empty interrupt.
 385:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 386:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 387:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 388:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_data_empty_interrupt_enable(USART_t *usart)
 389:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 390:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_DRIE_bm;
 391:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 392:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 393:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 394:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART transmit complete interrupt.
 395:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 396:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 397:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 398:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_complete_interrupt_disable(USART_t *usart)
 399:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 400:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_TXC_bm;
 401:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 402:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 403:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 404:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART receive complete interrupt.
 405:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 406:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 407:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 408:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_complete_interrupt_disable(USART_t *usart)
 409:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 410:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_RXC_bm;
 411:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 412:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 413:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 414:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART data register empty interrupt.
 415:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 416:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 417:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 418:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_data_empty_interrupt_disable(USART_t *usart)
 419:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 420:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_DRIE_bm;
 421:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 422:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 423:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 424:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Set the mode the USART run in.
 425:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 426:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Set the mode the USART run in. The default mode is asynchronous mode.
 427:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 428:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module register section.
 429:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usartmode Selects the USART mode. Use USART_CMODE_t type.
 430:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 431:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * USART modes:
 432:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x0        : Asynchronous mode.
 433:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x1        : Synchronous mode.
 434:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x2        : IrDA mode.
 435:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x3        : Master SPI mode.
 436:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 437:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
 438:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 439:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode;
 440:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 441:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 442:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 443:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Check if data register empty flag is set.
 444:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 445:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 446:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 447:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline bool usart_data_register_is_empty(USART_t *usart)
 448:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 449:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UCSRnA & USART_DRE_bm;
 450:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 451:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 452:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 453:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Checks if the RX complete interrupt flag is set.
 454:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 455:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Checks if the RX complete interrupt flag is set.
 456:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 457:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 458:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 459:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline bool usart_rx_is_complete(USART_t *usart)
 460:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 461:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UCSRnA & USART_RXC_bm;
 462:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 463:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 464:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 465:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Checks if the TX complete interrupt flag is set.
 466:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 467:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Checks if the TX complete interrupt flag is set.
 468:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 469:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 470:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 471:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline bool usart_tx_is_complete(USART_t *usart)
 472:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 473:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UCSRnA & USART_TXC_bm;
 474:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 475:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 476:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 477:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Clear TX complete interrupt flag.
 478:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * TX flag is clear after complete transmission, automatically.
 479:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 480:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 481:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_clear_tx_complete(USART_t *usart)
 482:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 483:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****          usart->UCSRnA |=  USART_TXC_bm;
 484:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 485:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 486:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 487:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Write a data to the USART data register.
 488:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 489:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 490:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param txdata The data to be transmitted.
 491:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 492:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_put(USART_t *usart, uint8_t txdata)
 493:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 494:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UDR = txdata;
 495:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 496:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 497:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 498:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief  Read a data to the USART data register.
 499:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 500:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 501:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 502:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \return The received data
 503:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 504:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline uint8_t usart_get(USART_t *usart)
 505:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 506:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UDR;
 507:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 508:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 509:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 510:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Double the USART transmission speed.
 511:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 512:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 513:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 514:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_double_baud_enable(USART_t *usart)
 515:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 124               		.loc 2 515 0
 125               		.cfi_startproc
 126 0034 CF93      		push r28
 127               	.LCFI6:
 128               		.cfi_def_cfa_offset 3
 129               		.cfi_offset 28, -2
 130 0036 DF93      		push r29
 131               	.LCFI7:
 132               		.cfi_def_cfa_offset 4
 133               		.cfi_offset 29, -3
 134 0038 00D0      		rcall .
 135               	.LCFI8:
 136               		.cfi_def_cfa_offset 6
 137 003a CDB7      		in r28,__SP_L__
 138 003c DEB7      		in r29,__SP_H__
 139               	.LCFI9:
 140               		.cfi_def_cfa_register 28
 141               	/* prologue: function */
 142               	/* frame size = 2 */
 143               	/* stack size = 4 */
 144               	.L__stack_usage = 4
 145 003e 9A83      		std Y+2,r25
 146 0040 8983      		std Y+1,r24
 516:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	usart->UCSRnA |=  USART_U2X_bm;
 147               		.loc 2 516 0
 148 0042 8981      		ldd r24,Y+1
 149 0044 9A81      		ldd r25,Y+2
 150 0046 FC01      		movw r30,r24
 151 0048 8081      		ld r24,Z
 152 004a 282F      		mov r18,r24
 153 004c 2260      		ori r18,lo8(2)
 154 004e 8981      		ldd r24,Y+1
 155 0050 9A81      		ldd r25,Y+2
 156 0052 FC01      		movw r30,r24
 157 0054 2083      		st Z,r18
 517:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 158               		.loc 2 517 0
 159 0056 0000      		nop
 160               	/* epilogue start */
 161 0058 0F90      		pop __tmp_reg__
 162 005a 0F90      		pop __tmp_reg__
 163 005c DF91      		pop r29
 164 005e CF91      		pop r28
 165 0060 0895      		ret
 166               		.cfi_endproc
 167               	.LFE101:
 170               	usart_serial_init:
 171               	.LFB104:
 172               		.file 3 "../../../platform/common/services/serial/megarf_usart/usart_serial.h"
   1:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /**
   2:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \file
   3:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
   4:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \brief This file defines a useful set of functions for the Serial interface on 
   5:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * AVR MEGARF devices.
   6:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
   7:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * Copyright (c) 2013 Atmel Corporation. All rights reserved.
   8:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
   9:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \asf_license_start
  10:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  11:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \page License
  12:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  13:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * Redistribution and use in source and binary forms, with or without
  14:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * modification, are permitted provided that the following conditions are met:
  15:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  16:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  17:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    this list of conditions and the following disclaimer.
  18:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  19:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    this list of conditions and the following disclaimer in the documentation
  21:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    and/or other materials provided with the distribution.
  22:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  23:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  24:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    from this software without specific prior written permission.
  25:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  26:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 4. This software may only be redistributed and used in connection with an
  27:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    Atmel microcontroller product.
  28:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  29:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  30:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  32:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  33:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  35:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  36:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  37:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  38:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  39:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * POSSIBILITY OF SUCH DAMAGE.
  40:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  41:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \asf_license_stop
  42:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  43:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  44:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #ifndef _USART_SERIAL_H_
  45:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #define _USART_SERIAL_H_
  46:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  47:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #ifdef __cplusplus
  48:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** extern "C" {
  49:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #endif
  50:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  51:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "compiler.h"
  52:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "sysclk.h"
  53:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "status_codes.h"
  54:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "usart_megarf.h"
  55:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  56:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \name Serial Management Configuration
  57:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  58:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /* ! @{ */
  59:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "conf_usart_serial.h"
  60:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /* ! @} */
  61:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  62:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** typedef usart_rs232_options_t usart_serial_options_t;
  63:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  64:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** typedef USART_t *usart_if;
  65:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  66:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \brief Initializes the Usart in master mode.
  67:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  68:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param usart       Base address of the USART instance.
  69:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param options     Options needed to set up RS232 communication (see \ref
  70:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * usart_serial_options_t).
  71:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  72:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \retval true if the initialization was successful
  73:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \retval false if initialization failed (error in baud rate calculation)
  74:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  75:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** static inline bool usart_serial_init(usart_if usart, const
  76:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 		usart_serial_options_t *options)
  77:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** {
 173               		.loc 3 77 0
 174               		.cfi_startproc
 175 0062 CF93      		push r28
 176               	.LCFI10:
 177               		.cfi_def_cfa_offset 3
 178               		.cfi_offset 28, -2
 179 0064 DF93      		push r29
 180               	.LCFI11:
 181               		.cfi_def_cfa_offset 4
 182               		.cfi_offset 29, -3
 183 0066 CDB7      		in r28,__SP_L__
 184 0068 DEB7      		in r29,__SP_H__
 185               	.LCFI12:
 186               		.cfi_def_cfa_register 28
 187 006a 2B97      		sbiw r28,11
 188               	.LCFI13:
 189               		.cfi_def_cfa_offset 15
 190 006c 0FB6      		in __tmp_reg__,__SREG__
 191 006e F894      		cli
 192 0070 DEBF      		out __SP_H__,r29
 193 0072 0FBE      		out __SREG__,__tmp_reg__
 194 0074 CDBF      		out __SP_L__,r28
 195               	/* prologue: function */
 196               	/* frame size = 11 */
 197               	/* stack size = 13 */
 198               	.L__stack_usage = 13
 199 0076 9987      		std Y+9,r25
 200 0078 8887      		std Y+8,r24
 201 007a 7B87      		std Y+11,r23
 202 007c 6A87      		std Y+10,r22
  78:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	/* USART options. */
  79:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options_t usart_rs232_options;
  80:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.charlength   = options->charlength;
 203               		.loc 3 80 0
 204 007e 8A85      		ldd r24,Y+10
 205 0080 9B85      		ldd r25,Y+11
 206 0082 FC01      		movw r30,r24
 207 0084 8481      		ldd r24,Z+4
 208 0086 8D83      		std Y+5,r24
  81:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.paritytype   = options->paritytype;
 209               		.loc 3 81 0
 210 0088 8A85      		ldd r24,Y+10
 211 008a 9B85      		ldd r25,Y+11
 212 008c FC01      		movw r30,r24
 213 008e 8581      		ldd r24,Z+5
 214 0090 8E83      		std Y+6,r24
  82:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.stopbits     = options->stopbits;
 215               		.loc 3 82 0
 216 0092 8A85      		ldd r24,Y+10
 217 0094 9B85      		ldd r25,Y+11
 218 0096 FC01      		movw r30,r24
 219 0098 8681      		ldd r24,Z+6
 220 009a 8F83      		std Y+7,r24
  83:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.baudrate     = options->baudrate;
 221               		.loc 3 83 0
 222 009c 8A85      		ldd r24,Y+10
 223 009e 9B85      		ldd r25,Y+11
 224 00a0 FC01      		movw r30,r24
 225 00a2 8081      		ld r24,Z
 226 00a4 9181      		ldd r25,Z+1
 227 00a6 A281      		ldd r26,Z+2
 228 00a8 B381      		ldd r27,Z+3
 229 00aa 8983      		std Y+1,r24
 230 00ac 9A83      		std Y+2,r25
 231 00ae AB83      		std Y+3,r26
 232 00b0 BC83      		std Y+4,r27
  84:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  85:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	if (usart_init_rs232(usart, &usart_rs232_options)) {
 233               		.loc 3 85 0
 234 00b2 8885      		ldd r24,Y+8
 235 00b4 9985      		ldd r25,Y+9
 236 00b6 9E01      		movw r18,r28
 237 00b8 2F5F      		subi r18,-1
 238 00ba 3F4F      		sbci r19,-1
 239 00bc B901      		movw r22,r18
 240 00be 0E94 0000 		call usart_init_rs232
 241 00c2 8823      		tst r24
 242 00c4 01F0      		breq .L7
  86:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 		return true;
 243               		.loc 3 86 0
 244 00c6 81E0      		ldi r24,lo8(1)
 245 00c8 00C0      		rjmp .L9
 246               	.L7:
  87:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	} else {
  88:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 		return false;
 247               		.loc 3 88 0
 248 00ca 80E0      		ldi r24,0
 249               	.L9:
 250               	/* epilogue start */
  89:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	}
  90:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** }
 251               		.loc 3 90 0 discriminator 1
 252 00cc 2B96      		adiw r28,11
 253 00ce 0FB6      		in __tmp_reg__,__SREG__
 254 00d0 F894      		cli
 255 00d2 DEBF      		out __SP_H__,r29
 256 00d4 0FBE      		out __SREG__,__tmp_reg__
 257 00d6 CDBF      		out __SP_L__,r28
 258 00d8 DF91      		pop r29
 259 00da CF91      		pop r28
 260 00dc 0895      		ret
 261               		.cfi_endproc
 262               	.LFE104:
 265               	usart_serial_putchar:
 266               	.LFB105:
  91:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  92:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \brief Sends a character with the USART.
  93:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  94:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param usart   Base address of the USART instance.
  95:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param c       Character to write.
  96:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  97:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \return Status code
  98:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  99:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
 100:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** {
 267               		.loc 3 100 0
 268               		.cfi_startproc
 269 00de CF93      		push r28
 270               	.LCFI14:
 271               		.cfi_def_cfa_offset 3
 272               		.cfi_offset 28, -2
 273 00e0 DF93      		push r29
 274               	.LCFI15:
 275               		.cfi_def_cfa_offset 4
 276               		.cfi_offset 29, -3
 277 00e2 00D0      		rcall .
 278 00e4 1F92      		push __zero_reg__
 279               	.LCFI16:
 280               		.cfi_def_cfa_offset 7
 281 00e6 CDB7      		in r28,__SP_L__
 282 00e8 DEB7      		in r29,__SP_H__
 283               	.LCFI17:
 284               		.cfi_def_cfa_register 28
 285               	/* prologue: function */
 286               	/* frame size = 3 */
 287               	/* stack size = 5 */
 288               	.L__stack_usage = 5
 289 00ea 9A83      		std Y+2,r25
 290 00ec 8983      		std Y+1,r24
 291 00ee 6B83      		std Y+3,r22
 101:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	return usart_putchar(usart, c);
 292               		.loc 3 101 0
 293 00f0 8981      		ldd r24,Y+1
 294 00f2 9A81      		ldd r25,Y+2
 295 00f4 6B81      		ldd r22,Y+3
 296 00f6 0E94 0000 		call usart_putchar
 297               	/* epilogue start */
 102:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** }
 298               		.loc 3 102 0
 299 00fa 0F90      		pop __tmp_reg__
 300 00fc 0F90      		pop __tmp_reg__
 301 00fe 0F90      		pop __tmp_reg__
 302 0100 DF91      		pop r29
 303 0102 CF91      		pop r28
 304 0104 0895      		ret
 305               		.cfi_endproc
 306               	.LFE105:
 309               	usart_serial_getchar:
 310               	.LFB106:
 103:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
 104:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \brief Waits until a character is received, and returns it.
 105:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
 106:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param usart   Base address of the USART instance.
 107:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param data   Data to read
 108:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
 109:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
 110:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
 111:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** {
 311               		.loc 3 111 0
 312               		.cfi_startproc
 313 0106 CF93      		push r28
 314               	.LCFI18:
 315               		.cfi_def_cfa_offset 3
 316               		.cfi_offset 28, -2
 317 0108 DF93      		push r29
 318               	.LCFI19:
 319               		.cfi_def_cfa_offset 4
 320               		.cfi_offset 29, -3
 321 010a 00D0      		rcall .
 322 010c 00D0      		rcall .
 323               	.LCFI20:
 324               		.cfi_def_cfa_offset 8
 325 010e CDB7      		in r28,__SP_L__
 326 0110 DEB7      		in r29,__SP_H__
 327               	.LCFI21:
 328               		.cfi_def_cfa_register 28
 329               	/* prologue: function */
 330               	/* frame size = 4 */
 331               	/* stack size = 6 */
 332               	.L__stack_usage = 6
 333 0112 9A83      		std Y+2,r25
 334 0114 8983      		std Y+1,r24
 335 0116 7C83      		std Y+4,r23
 336 0118 6B83      		std Y+3,r22
 112:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	*data = usart_getchar(usart);
 337               		.loc 3 112 0
 338 011a 8981      		ldd r24,Y+1
 339 011c 9A81      		ldd r25,Y+2
 340 011e 0E94 0000 		call usart_getchar
 341 0122 282F      		mov r18,r24
 342 0124 8B81      		ldd r24,Y+3
 343 0126 9C81      		ldd r25,Y+4
 344 0128 FC01      		movw r30,r24
 345 012a 2083      		st Z,r18
 113:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** }
 346               		.loc 3 113 0
 347 012c 0000      		nop
 348               	/* epilogue start */
 349 012e 0F90      		pop __tmp_reg__
 350 0130 0F90      		pop __tmp_reg__
 351 0132 0F90      		pop __tmp_reg__
 352 0134 0F90      		pop __tmp_reg__
 353 0136 DF91      		pop r29
 354 0138 CF91      		pop r28
 355 013a 0895      		ret
 356               		.cfi_endproc
 357               	.LFE106:
 360               	stdio_serial_init:
 361               	.LFB107:
 362               		.file 4 "../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h"
   1:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** /**
   2:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
   3:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \file
   4:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
   5:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \brief Common Standard I/O Serial Management.
   6:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
   7:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * This file defines a useful set of functions for the Stdio Serial interface on AVR
   8:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * and SAM devices.
   9:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  10:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * Copyright (c) 2009-2013 Atmel Corporation. All rights reserved.
  11:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  12:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \asf_license_start
  13:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  14:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \page License
  15:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  16:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * Redistribution and use in source and binary forms, with or without
  17:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * modification, are permitted provided that the following conditions are met:
  18:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  19:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  20:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    this list of conditions and the following disclaimer.
  21:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  22:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  23:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    this list of conditions and the following disclaimer in the documentation
  24:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    and/or other materials provided with the distribution.
  25:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  26:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  27:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    from this software without specific prior written permission.
  28:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  29:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 4. This software may only be redistributed and used in connection with an
  30:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    Atmel microcontroller product.
  31:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  32:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  33:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  34:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  35:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  36:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  37:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  38:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  39:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  40:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  41:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  42:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * POSSIBILITY OF SUCH DAMAGE.
  43:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  44:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \asf_license_stop
  45:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  46:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  ******************************************************************************/
  47:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  48:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  49:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #ifndef _STDIO_SERIAL_H_
  50:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #define _STDIO_SERIAL_H_
  51:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  52:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** /**
  53:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \defgroup group_common_utils_stdio_stdio_serial Standard serial I/O (stdio)
  54:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \ingroup group_common_utils_stdio
  55:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  56:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * Common standard serial I/O management driver that
  57:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * implements a stdio serial interface on AVR and SAM devices.
  58:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  59:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \{
  60:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  */
  61:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  62:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #include <stdio.h>
  63:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #include "compiler.h"
  64:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #ifndef SAMD20
  65:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # include "sysclk.h"
  66:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #endif
  67:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #include "serial.h"
  68:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  69:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #if (XMEGA || MEGA_RF) && defined(__GNUC__)
  70:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	extern int _write (char c, int *f);
  71:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	extern int _read (int *f);
  72:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #endif
  73:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  74:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  75:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** //! Pointer to the base of the USART module instance to use for stdio.
  76:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** extern volatile void *volatile stdio_base;
  77:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** //! Pointer to the external low level write function.
  78:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** extern int (*ptr_put)(void volatile*, char);
  79:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  80:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** //! Pointer to the external low level read function.
  81:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** extern void (*ptr_get)(void volatile*, char*);
  82:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  83:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** /*! \brief Initializes the stdio in Serial Mode.
  84:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  85:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \param usart       Base address of the USART instance.
  86:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
  87:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  88:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  */
  89:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
  90:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** {
 363               		.loc 4 90 0
 364               		.cfi_startproc
 365 013c CF93      		push r28
 366               	.LCFI22:
 367               		.cfi_def_cfa_offset 3
 368               		.cfi_offset 28, -2
 369 013e DF93      		push r29
 370               	.LCFI23:
 371               		.cfi_def_cfa_offset 4
 372               		.cfi_offset 29, -3
 373 0140 00D0      		rcall .
 374 0142 00D0      		rcall .
 375               	.LCFI24:
 376               		.cfi_def_cfa_offset 8
 377 0144 CDB7      		in r28,__SP_L__
 378 0146 DEB7      		in r29,__SP_H__
 379               	.LCFI25:
 380               		.cfi_def_cfa_register 28
 381               	/* prologue: function */
 382               	/* frame size = 4 */
 383               	/* stack size = 6 */
 384               	.L__stack_usage = 6
 385 0148 9A83      		std Y+2,r25
 386 014a 8983      		std Y+1,r24
 387 014c 7C83      		std Y+4,r23
 388 014e 6B83      		std Y+3,r22
  91:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	stdio_base = (void *)usart;
 389               		.loc 4 91 0
 390 0150 8981      		ldd r24,Y+1
 391 0152 9A81      		ldd r25,Y+2
 392 0154 9093 0000 		sts stdio_base+1,r25
 393 0158 8093 0000 		sts stdio_base,r24
  92:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
 394               		.loc 4 92 0
 395 015c 80E0      		ldi r24,lo8(gs(usart_serial_putchar))
 396 015e 90E0      		ldi r25,hi8(gs(usart_serial_putchar))
 397 0160 9093 0000 		sts ptr_put+1,r25
 398 0164 8093 0000 		sts ptr_put,r24
  93:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
 399               		.loc 4 93 0
 400 0168 80E0      		ldi r24,lo8(gs(usart_serial_getchar))
 401 016a 90E0      		ldi r25,hi8(gs(usart_serial_getchar))
 402 016c 9093 0000 		sts ptr_get+1,r25
 403 0170 8093 0000 		sts ptr_get,r24
  94:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # if (XMEGA || MEGA_RF)
  95:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	usart_serial_init((USART_t *)usart,opt);
 404               		.loc 4 95 0
 405 0174 2B81      		ldd r18,Y+3
 406 0176 3C81      		ldd r19,Y+4
 407 0178 8981      		ldd r24,Y+1
 408 017a 9A81      		ldd r25,Y+2
 409 017c B901      		movw r22,r18
 410 017e 0E94 0000 		call usart_serial_init
  96:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # elif UC3
  97:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	usart_serial_init(usart,(usart_serial_options_t *)opt);
  98:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # elif SAM
  99:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
 100:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # else
 101:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  error Unsupported chip type
 102:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # endif
 103:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
 104:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # if defined(__GNUC__)
 105:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  if (XMEGA || MEGA_RF)
 106:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// For AVR GCC libc print redirection uses fdevopen.
 107:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
 411               		.loc 4 107 0
 412 0182 60E0      		ldi r22,lo8(gs(_read))
 413 0184 70E0      		ldi r23,hi8(gs(_read))
 414 0186 80E0      		ldi r24,lo8(gs(_write))
 415 0188 90E0      		ldi r25,hi8(gs(_write))
 416 018a 0E94 0000 		call fdevopen
 108:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  endif
 109:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  if UC3 || SAM
 110:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// For AVR32 and SAM GCC
 111:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// Specify that stdout and stdin should not be buffered.
 112:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	setbuf(stdout, NULL);
 113:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	setbuf(stdin, NULL);
 114:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// Note: Already the case in IAR's Normal DLIB default configuration
 115:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// and AVR GCC library:
 116:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// - printf() emits one character at a time.
 117:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// - getchar() requests only 1 byte to exit.
 118:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  endif
 119:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # endif
 120:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** }
 417               		.loc 4 120 0
 418 018e 0000      		nop
 419               	/* epilogue start */
 420 0190 0F90      		pop __tmp_reg__
 421 0192 0F90      		pop __tmp_reg__
 422 0194 0F90      		pop __tmp_reg__
 423 0196 0F90      		pop __tmp_reg__
 424 0198 DF91      		pop r29
 425 019a CF91      		pop r28
 426 019c 0895      		ret
 427               		.cfi_endproc
 428               	.LFE107:
 431               	macsc_enable_manual_bts:
 432               	.LFB121:
 433               		.file 5 "../../../platform/mega_rf/drivers/macsc/macsc_megarf.h"
   1:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
   2:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \file
   3:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
   4:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief AVR MEGARF MAC Symbol Counter Driver Definitions
   5:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
   6:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Copyright (c) 2013 Atmel Corporation. All rights reserved.
   7:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
   8:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \asf_license_start
   9:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  10:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \page License
  11:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  12:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  15:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  18:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  22:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    from this software without specific prior written permission.
  24:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  25:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    Atmel microcontroller product.
  27:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  28:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  40:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \asf_license_stop
  41:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  42:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  43:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #ifndef MACSC_MEGARF_H
  44:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_MEGARF_H
  45:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  46:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #include <compiler.h>
  47:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #include <parts.h>
  48:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #include "status_codes.h"
  49:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  50:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #ifdef __cplusplus
  51:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** extern "C" {
  52:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #endif
  53:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  54:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
  55:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \defgroup macsc_group MAC Symbol Counter Driver(MACSC)
  56:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  57:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * See \ref megarf_macsc_quickstart
  58:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  59:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This is a driver for the AVR MEGARF MAC Symbol Counter Driver(MACSC).
  60:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * It provides functions for enabling, disabling and configuring the module.
  61:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  62:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \section dependencies Dependencies
  63:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This driver depends on the following modules:
  64:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * - \ref interrupt_group for ISR definition and disabling interrupts during
  65:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * critical code sections.
  66:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @{
  67:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  68:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  69:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
  70:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Interrupt event callback function type
  71:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  72:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * The interrupt handler can be configured to do a function callback,
  73:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * the callback function must match the macsc_callback_t type.
  74:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  75:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  76:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** typedef void (*macsc_callback_t)(void);
  77:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  78:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /* ! MAC symbol counter compare Channel index */
  79:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** enum macsc_cc_channel {
  80:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! Channel 1 */
  81:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_CC1 = 1,
  82:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! Channel 2 */
  83:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_CC2 = 2,
  84:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! Channel 3 */
  85:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_CC3 = 3,
  86:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** };
  87:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
  88:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief MAC SC clock source select
  89:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  90:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * uses the SCCKSEL bit in SSCR register to select macsc clk src
  91:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  92:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * If the bit is one,the RTC clock from TOSC1 is selected, otherwise the symbol
  93:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * counter operates with the clock from XTAL1.
  94:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * During transceiver sleep modes the clock falls back to the RTC clock source,
  95:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * regardless of the selected clock. After wakeup, it switches back to the
  96:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * previosly
  97:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * selected clock source.
  98:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  99:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 100:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** enum macsc_xtal {
 101:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! 16MHz as macsc clock */
 102:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_16MHz = 0,
 103:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_32KHz = 1,
 104:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** };
 105:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 106:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 107:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @brief Reads the 32-bit timer register in the required order of bytes
 108:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 109:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param hh hh octet of 32-bit register
 110:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param hl hl octet of 32-bit register
 111:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param lh lh octet of 32-bit register
 112:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param ll ll octet of 32-bit register
 113:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 114:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @returns uint32_t Value of timer register
 115:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 116:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read32(volatile uint8_t *hh,
 117:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		volatile uint8_t *hl,
 118:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		volatile uint8_t *lh,
 119:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		volatile uint8_t *ll)
 120:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 121:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	union {
 122:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		uint8_t a[4];
 123:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		uint32_t rv;
 124:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	}
 125:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x;
 126:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 127:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[0] = *ll;
 128:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[1] = *lh;
 129:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[2] = *hl;
 130:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[3] = *hh;
 131:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 132:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return x.rv;
 133:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 134:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 135:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /* ! compare modes */
 136:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_ABSOLUTE_CMP 0
 137:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_RELATIVE_CMP 1
 138:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 139:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /** String concatenation by preprocessor used to create proper register names.
 140:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  **/
 141:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define CONCAT(a, b) a ## b
 142:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 143:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /** Creates proper subregister names and reads the corresponding values. */
 144:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_READ32(reg)                  macsc_read32(&CONCAT(reg, HH), \
 145:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		&CONCAT(reg, HL), \
 146:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		&CONCAT(reg, LH), \
 147:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		&CONCAT(reg, LL))
 148:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 149:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_WRITE32(reg, val)	\
 150:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	do { \
 151:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		union { uint8_t a[4]; uint32_t v; } \
 152:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		x; \
 153:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		x.v = val; \
 154:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, HH) = x.a[3]; \
 155:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, HL) = x.a[2]; \
 156:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, LH) = x.a[1]; \
 157:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, LL) = x.a[0]; \
 158:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	} \
 159:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	while (0)
 160:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 161:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 162:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Enable MAC SC
 163:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 164:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Enables the SC
 165:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 166:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param clk_src selection of clk source,avalable options in macsc_xtal,fixed
 167:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *  prescalar
 168:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param sleep_enable enable RTC as clock source during sleep
 169:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param auto_ts enable automatic timestamping
 170:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 171:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 172:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_enable(void);
 173:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 174:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 175:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Check if MACSC is enabled
 176:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 177:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * check if the MACSC is enabled.
 178:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 179:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 180:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 181:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 182:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** bool is_macsc_enable(void);
 183:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 184:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 185:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disable MAC SC
 186:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 187:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Disables the MAC SC
 188:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 189:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 190:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 191:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 192:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_disable(void);
 193:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 194:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 195:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Check if back-off slot counter is enabled
 196:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 197:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * check if the back-off slot counter is enabled.
 198:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 199:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 200:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 201:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 202:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** bool is_macsc_backoff_enable(void);
 203:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 204:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 205:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Enables compare interrupts of the MACSC
 206:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 207:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param channel Compare channel
 208:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 209:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_enable_cmp_int(enum macsc_cc_channel channel);
 210:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 211:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 212:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disables compare interrupts of the MACSC
 213:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 214:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param channel Compare channel
 215:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */void macsc_disable_cmp_int(enum macsc_cc_channel channel);
 216:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 217:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 218:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Usage of Absolute compare mode of the MACSC
 219:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 220:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param abs_rel  0 for absoulte cmp;1 for relative cmp
 221:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param cmp compare value for SCOCRx register
 222:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param channel Compare channel
 223:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 224:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_use_cmp(bool abs_rel, uint32_t cmp,enum macsc_cc_channel channel);
 225:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 226:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 227:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \ingroup macsc_group
 228:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \defgroup macsc_interrupt_group MAC Symbol Counter (MACSC) interrupt
 229:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * management
 230:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This group provides functions to configure MACSC module interrupts
 231:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 232:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @{
 233:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 234:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 235:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 236:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC overflow interrupt callback function
 237:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 238:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 239:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 240:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 241:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 242:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 243:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 244:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_ovf_int_cb(macsc_callback_t callback);
 245:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 246:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 247:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC Compare Channel 1 interrupt callback function
 248:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 249:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 250:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 251:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 252:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 253:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 254:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 255:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_cmp1_int_cb(macsc_callback_t callback);
 256:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 257:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 258:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC Compare Channel 2 interrupt callback function
 259:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 260:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 261:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 262:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 263:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 264:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 265:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 266:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_cmp2_int_cb(macsc_callback_t callback);
 267:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 268:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 269:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC Compare Channel 3 interrupt callback function
 270:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 271:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 272:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 273:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 274:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 275:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 276:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 277:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_cmp3_int_cb(macsc_callback_t callback);
 278:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 279:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 280:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC backoff slot counter interrupt callback function
 281:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 282:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 283:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 284:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 285:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 286:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 287:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 288:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_backoff_slot_cntr_int_cb(macsc_callback_t callback);
 289:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** //@}
 290:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 291:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 292:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Enable 32.768KHz clk using timer 2 async register
 293:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 294:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 295:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 296:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 297:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_sleep_clk_enable(void)
 298:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 299:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	ASSR |= (1 << AS2);
 300:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 301:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 302:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 303:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disable 32.768KHz clk using timer 2 async register
 304:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 305:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 306:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 307:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_sleep_clk_disable(void)
 308:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 309:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	ASSR &= ~(1 << AS2);
 310:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 311:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 312:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /* @} */
 313:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 314:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 315:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Configure MAC Symbol Counter Clock Source
 316:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 317:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param macsc macsc clk src
 318:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 319:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_write_clock_source(enum macsc_xtal source)
 320:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 321:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	if (source == MACSC_16MHz) {
 322:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCCR0 |= (source << SCCKSEL);
 323:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	} else if (source == MACSC_32KHz) {
 324:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCCR0 &= ~(1 << SCCKSEL);
 325:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	}
 326:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 327:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 328:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 329:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Read MAC SC Clock Source
 330:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 331:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 332:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return macsc_xtal enum Clock source selection
 333:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 334:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline enum macsc_xtal macsc_read_clock_source(void)
 335:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 336:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (enum macsc_xtal)(SCCR0 & (1 << SCCKSEL));
 337:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 338:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 339:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 340:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Write the Counter value of the MAC Symbol counter
 341:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 342:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param cnt_value Counter value
 343:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 344:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_write_count(uint32_t cnt_value)
 345:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 346:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_WRITE32(SCCNT, cnt_value);
 347:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 348:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 349:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 350:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Reads the Counter value of the MAC Symbol counter
 351:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 352:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note Output the Counter value
 353:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 354:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read_count(void)
 355:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 356:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (MACSC_READ32(SCCNT));
 357:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 358:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 359:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 360:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief enable back-off slot counter
 361:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 362:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 363:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note  Enables interrupt as well	.
 364:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note This counter works only if transceiver clock is running.So check Trx
 365:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * state in app before using this function in IEEE802.15.4 applications.
 366:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 367:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline bool macsc_backoff_slot_cnt_enable(void)
 368:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 369:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	if (!(PRR1 & (1 << PRTRX24))) {
 370:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCCR1 = (1 << SCENBO);
 371:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCIRQS |= (1 << IRQSBO);
 372:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCIRQM |= (1 << IRQMBO);
 373:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		return true;
 374:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	}
 375:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	else return false;
 376:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 377:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 378:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 379:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disable back-off slot counter
 380:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 381:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 382:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note    Disables interrupt as well	.
 383:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note This counter works only if transceiver clock is running.So check Trx
 384:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * state in app before using this function in IEEE802.15.4 applications.
 385:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 386:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_backoff_slot_cnt_disable(void)
 387:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 388:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCCR1 &= ~(1 << SCENBO);
 389:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCIRQM &= ~(1 << IRQMBO);
 390:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 391:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 392:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 393:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Tests if the Backoff slot cntr interrupt flag is set
 394:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 395:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return  backoff slot cntr interrupt has occurred or not : IRQSBO
 396:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 397:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline bool macsc_is_slot_cntr_interrupt_flag_set(void)
 398:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 399:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (SCIRQS & (1 << IRQSBO));
 400:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 401:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 402:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 403:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Clears the Backoff Slot cntr interrupt flag
 404:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 405:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note  IRQSBO is cleared
 406:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 407:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_clear_slot_cntr_interrupt_flag(void)
 408:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 409:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCIRQS |= (1 << IRQSBO);
 410:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 411:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 412:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 413:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Reads the SFD Timestamp register
 414:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 415:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return Timestamp of last received frame :SCTSR(read-only register)
 416:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 417:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read_ts(void)
 418:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 419:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (MACSC_READ32(SCTSR));
 420:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 421:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 422:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 423:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Reads the Beacon Timestamp register
 424:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 425:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return Timestamp of last received beacon frame :SCBTSR
 426:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 427:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read_bts(void)
 428:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 429:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (MACSC_READ32(SCBTSR));
 430:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 431:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 432:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 433:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Write the Beacon Timestamp register of the MAC Symbol counter
 434:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * The manual beacon timestamping can be used in conjunction with the
 435:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * relative compare mode of the three compare units to generate compare match
 436:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * interrupts without having a beacon frame received
 437:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 438:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * If set to 1, the current symbol counter value is stored into the beacon
 439:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * timestamp register.
 440:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * The bit is cleared afterwards.
 441:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 442:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 443:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_enable_manual_bts(void)
 444:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 434               		.loc 5 444 0
 435               		.cfi_startproc
 436 019e CF93      		push r28
 437               	.LCFI26:
 438               		.cfi_def_cfa_offset 3
 439               		.cfi_offset 28, -2
 440 01a0 DF93      		push r29
 441               	.LCFI27:
 442               		.cfi_def_cfa_offset 4
 443               		.cfi_offset 29, -3
 444 01a2 CDB7      		in r28,__SP_L__
 445 01a4 DEB7      		in r29,__SP_H__
 446               	.LCFI28:
 447               		.cfi_def_cfa_register 28
 448               	/* prologue: function */
 449               	/* frame size = 0 */
 450               	/* stack size = 2 */
 451               	.L__stack_usage = 2
 445:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCCR0 |= (1 << SCMBTS);
 452               		.loc 5 445 0
 453 01a6 8CED      		ldi r24,lo8(-36)
 454 01a8 90E0      		ldi r25,0
 455 01aa 2CED      		ldi r18,lo8(-36)
 456 01ac 30E0      		ldi r19,0
 457 01ae F901      		movw r30,r18
 458 01b0 2081      		ld r18,Z
 459 01b2 2064      		ori r18,lo8(64)
 460 01b4 FC01      		movw r30,r24
 461 01b6 2083      		st Z,r18
 446:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCCR0 &= ~(1 << SCTSE);
 462               		.loc 5 446 0
 463 01b8 8CED      		ldi r24,lo8(-36)
 464 01ba 90E0      		ldi r25,0
 465 01bc 2CED      		ldi r18,lo8(-36)
 466 01be 30E0      		ldi r19,0
 467 01c0 F901      		movw r30,r18
 468 01c2 2081      		ld r18,Z
 469 01c4 277F      		andi r18,lo8(-9)
 470 01c6 FC01      		movw r30,r24
 471 01c8 2083      		st Z,r18
 447:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 472               		.loc 5 447 0
 473 01ca 0000      		nop
 474               	/* epilogue start */
 475 01cc DF91      		pop r29
 476 01ce CF91      		pop r28
 477 01d0 0895      		ret
 478               		.cfi_endproc
 479               	.LFE121:
 481               		.section	.bss.appState,"aw",@nobits
 484               	appState:
 485 0000 00        		.zero	1
 486               		.section	.bss.tmrBlinkData,"aw",@nobits
 489               	tmrBlinkData:
 490 0000 0000 0000 		.zero	13
 490      0000 0000 
 490      0000 0000 
 490      00
 491               		.section	.bss.msgReq,"aw",@nobits
 494               	msgReq:
 495 0000 0000 0000 		.zero	19
 495      0000 0000 
 495      0000 0000 
 495      0000 0000 
 495      0000 00
 496               		.section	.bss.msgFrame,"aw",@nobits
 499               	msgFrame:
 500 0000 0000 0000 		.zero	80
 500      0000 0000 
 500      0000 0000 
 500      0000 0000 
 500      0000 0000 
 501               		.section	.bss.msgReqConnection,"aw",@nobits
 504               	msgReqConnection:
 505 0000 0000 0000 		.zero	19
 505      0000 0000 
 505      0000 0000 
 505      0000 0000 
 505      0000 00
 506               		.section	.bss.msgFrameConnection,"aw",@nobits
 509               	msgFrameConnection:
 510 0000 0000 0000 		.zero	80
 510      0000 0000 
 510      0000 0000 
 510      0000 0000 
 510      0000 0000 
 511               		.section	.data.server_turn,"aw",@progbits
 514               	server_turn:
 515 0000 0100      		.word	1
 516               		.section	.bss.statistics_buffer,"aw",@nobits
 519               	statistics_buffer:
 520 0000 0000 0000 		.zero	130
 520      0000 0000 
 520      0000 0000 
 520      0000 0000 
 520      0000 0000 
 521               		.section	.bss.aux_buffer,"aw",@nobits
 524               	aux_buffer:
 525 0000 0000 0000 		.zero	65
 525      0000 0000 
 525      0000 0000 
 525      0000 0000 
 525      0000 0000 
 526               		.section	.bss.tmrSendData,"aw",@nobits
 529               	tmrSendData:
 530 0000 0000 0000 		.zero	13
 530      0000 0000 
 530      0000 0000 
 530      00
 531               		.section	.rodata
 532               	.LC1:
 533 0000 0A4D 4553 		.string	"\nMESSAGE SENT"
 533      5341 4745 
 533      2053 454E 
 533      5400 
 534               		.text
 536               	tmrSendDataHandler:
 537               	.LFB130:
 538               		.file 6 "ServerTDMA.c"
   1:ServerTDMA.c  **** /*
   2:ServerTDMA.c  ****  * ServerTDMA.c
   3:ServerTDMA.c  ****  *
   4:ServerTDMA.c  ****  * Created: 07/09/2014 16:50:52
   5:ServerTDMA.c  ****  *  Author: nando
   6:ServerTDMA.c  ****  */ 
   7:ServerTDMA.c  **** 
   8:ServerTDMA.c  **** #include <stdlib.h>
   9:ServerTDMA.c  **** #include <stdio.h>
  10:ServerTDMA.c  **** #include <string.h>
  11:ServerTDMA.c  **** #include <inttypes.h>
  12:ServerTDMA.c  **** #include "config.h"
  13:ServerTDMA.c  **** #include "sys.h"
  14:ServerTDMA.c  **** #include "phy.h"
  15:ServerTDMA.c  **** #include "sys.h"
  16:ServerTDMA.c  **** #include "nwk.h"
  17:ServerTDMA.c  **** #include "sysclk.h"
  18:ServerTDMA.c  **** #include "sysTimer.h"
  19:ServerTDMA.c  **** #include "sleep_mgr.h"
  20:ServerTDMA.c  **** #include "sleepmgr.h"
  21:ServerTDMA.c  **** #include "led.h"
  22:ServerTDMA.c  **** #include "ioport.h"
  23:ServerTDMA.c  **** #include "conf_sleepmgr.h"
  24:ServerTDMA.c  **** #include "board.h"
  25:ServerTDMA.c  **** #include "Solver.h"
  26:ServerTDMA.c  **** #include "Energy.h"
  27:ServerTDMA.c  **** #include "platform.h"
  28:ServerTDMA.c  **** 
  29:ServerTDMA.c  **** /*
  30:ServerTDMA.c  **** #define		PRIo64			"llo"
  31:ServerTDMA.c  **** #define		PRIoLEAST64		"llo"
  32:ServerTDMA.c  **** #define		PRIoFAST64		"llo"
  33:ServerTDMA.c  **** 
  34:ServerTDMA.c  **** #define		PRIu64			"llu"
  35:ServerTDMA.c  **** #define		PRIuLEAST64		"llu"
  36:ServerTDMA.c  **** #define		PRIuFAST64		"llu"
  37:ServerTDMA.c  **** 
  38:ServerTDMA.c  **** #define		PRIx64			"llx"
  39:ServerTDMA.c  **** #define		PRIxLEAST64		"llx"
  40:ServerTDMA.c  **** #define		PRIxFAST64		"llx"
  41:ServerTDMA.c  **** 
  42:ServerTDMA.c  **** #define		PRIX64			"llX"
  43:ServerTDMA.c  **** #define		PRIXLEAST64		"llX"
  44:ServerTDMA.c  **** #define		PRIXFAST64		"llX"
  45:ServerTDMA.c  **** 
  46:ServerTDMA.c  **** #define		PRIoMAX			"llo"
  47:ServerTDMA.c  **** #define		PRIuMAX			"llu"
  48:ServerTDMA.c  **** #define		PRIxMAX			"llx"
  49:ServerTDMA.c  **** #define		PRIXMAX			"llX"
  50:ServerTDMA.c  **** */
  51:ServerTDMA.c  **** 
  52:ServerTDMA.c  **** #if APP_COORDINATOR
  53:ServerTDMA.c  **** 	#if (SIO2HOST_CHANNEL == SIO_USB)
  54:ServerTDMA.c  **** 		/* Only ARM */
  55:ServerTDMA.c  **** 		#include "stdio_usb.h"
  56:ServerTDMA.c  **** 		#define MASTER_MACSC	0
  57:ServerTDMA.c  **** 	#else
  58:ServerTDMA.c  **** 		/* Only megarf series */
  59:ServerTDMA.c  **** 		#include "conf_sio2host.h"
  60:ServerTDMA.c  **** 		#define MASTER_MACSC	1
  61:ServerTDMA.c  **** 	#endif
  62:ServerTDMA.c  **** #else
  63:ServerTDMA.c  **** 	/* Only megarf series */
  64:ServerTDMA.c  **** 	#define MASTER_MACSC		1
  65:ServerTDMA.c  **** #endif
  66:ServerTDMA.c  **** 
  67:ServerTDMA.c  **** #define HUMAM_READABLE			1
  68:ServerTDMA.c  **** 
  69:ServerTDMA.c  **** #if (MASTER_MACSC == 1)
  70:ServerTDMA.c  **** 	#include "macsc_megarf.h"
  71:ServerTDMA.c  **** #else
  72:ServerTDMA.c  **** static SYS_Timer_t				tmrBeaconInterval;			// Beacon
  73:ServerTDMA.c  **** static SYS_Timer_t				tmrComputeData;				// Compute data
  74:ServerTDMA.c  **** #endif
  75:ServerTDMA.c  **** 
  76:ServerTDMA.c  **** static volatile AppState_t		appState					= APP_STATE_INITIAL;
  77:ServerTDMA.c  **** static SYS_Timer_t				tmrBlinkData;				// Feedback
  78:ServerTDMA.c  **** static NWK_DataReq_t			msgReq;
  79:ServerTDMA.c  **** static AppMessageFrame_t		msgFrame;
  80:ServerTDMA.c  **** 
  81:ServerTDMA.c  **** static NWK_DataReq_t			msgReqConnection;
  82:ServerTDMA.c  **** static AppMessageFrame_t		msgFrameConnection;
  83:ServerTDMA.c  **** 
  84:ServerTDMA.c  **** #if (APP_COORDINATOR)
  85:ServerTDMA.c  **** 	static uint16_t				server_turn					= 1;
  86:ServerTDMA.c  **** 	static uint8_t				statistics_buffer[(MSG_SIZE_MAX + 1) * 2];
  87:ServerTDMA.c  **** 	static uint8_t				aux_buffer[(MSG_SIZE_MAX + 1)];
  88:ServerTDMA.c  **** #endif
  89:ServerTDMA.c  **** #if (APP_ENDDEVICE)
  90:ServerTDMA.c  **** 	static bool					connected;
  91:ServerTDMA.c  **** 	static uint8_t				collab_vector[N_COLLAB_VECTOR];
  92:ServerTDMA.c  **** 	static bool					i_am_collab_dev				= false;
  93:ServerTDMA.c  **** 	static uint8_t				i_am_collab_slot			= 0;
  94:ServerTDMA.c  **** 	static uint8_t				i_am_collab_turn			= 0;
  95:ServerTDMA.c  **** 	static NWK_DataReq_t		msgReqCollab;
  96:ServerTDMA.c  **** 	static AppMessageFrame_t	msgFrameCollab;
  97:ServerTDMA.c  **** #endif
  98:ServerTDMA.c  **** 
  99:ServerTDMA.c  **** static SYS_Timer_t tmrSendData;
 100:ServerTDMA.c  **** 
 101:ServerTDMA.c  **** static void tmrSendDataHandler(SYS_Timer_t *timer)
 102:ServerTDMA.c  **** {
 539               		.loc 6 102 0
 540               		.cfi_startproc
 541 01d2 CF93      		push r28
 542               	.LCFI29:
 543               		.cfi_def_cfa_offset 3
 544               		.cfi_offset 28, -2
 545 01d4 DF93      		push r29
 546               	.LCFI30:
 547               		.cfi_def_cfa_offset 4
 548               		.cfi_offset 29, -3
 549 01d6 00D0      		rcall .
 550               	.LCFI31:
 551               		.cfi_def_cfa_offset 6
 552 01d8 CDB7      		in r28,__SP_L__
 553 01da DEB7      		in r29,__SP_H__
 554               	.LCFI32:
 555               		.cfi_def_cfa_register 28
 556               	/* prologue: function */
 557               	/* frame size = 2 */
 558               	/* stack size = 4 */
 559               	.L__stack_usage = 4
 560 01dc 9A83      		std Y+2,r25
 561 01de 8983      		std Y+1,r24
 103:ServerTDMA.c  ****   printf("\nMESSAGE SENT");
 562               		.loc 6 103 0
 563 01e0 80E0      		ldi r24,lo8(.LC1)
 564 01e2 90E0      		ldi r25,hi8(.LC1)
 565 01e4 892F      		mov r24,r25
 566 01e6 8F93      		push r24
 567 01e8 80E0      		ldi r24,lo8(.LC1)
 568 01ea 90E0      		ldi r25,hi8(.LC1)
 569 01ec 8F93      		push r24
 570 01ee 0E94 0000 		call printf
 571 01f2 0F90      		pop __tmp_reg__
 572 01f4 0F90      		pop __tmp_reg__
 104:ServerTDMA.c  **** }
 573               		.loc 6 104 0
 574 01f6 0000      		nop
 575               	/* epilogue start */
 576 01f8 0F90      		pop __tmp_reg__
 577 01fa 0F90      		pop __tmp_reg__
 578 01fc DF91      		pop r29
 579 01fe CF91      		pop r28
 580 0200 0895      		ret
 581               		.cfi_endproc
 582               	.LFE130:
 585               	tmrBlinkDataHandler:
 586               	.LFB131:
 105:ServerTDMA.c  **** 
 106:ServerTDMA.c  **** static void tmrBlinkDataHandler(SYS_Timer_t *timer)
 107:ServerTDMA.c  **** {
 587               		.loc 6 107 0
 588               		.cfi_startproc
 589 0202 CF93      		push r28
 590               	.LCFI33:
 591               		.cfi_def_cfa_offset 3
 592               		.cfi_offset 28, -2
 593 0204 DF93      		push r29
 594               	.LCFI34:
 595               		.cfi_def_cfa_offset 4
 596               		.cfi_offset 29, -3
 597 0206 CDB7      		in r28,__SP_L__
 598 0208 DEB7      		in r29,__SP_H__
 599               	.LCFI35:
 600               		.cfi_def_cfa_register 28
 601 020a 2B97      		sbiw r28,11
 602               	.LCFI36:
 603               		.cfi_def_cfa_offset 15
 604 020c 0FB6      		in __tmp_reg__,__SREG__
 605 020e F894      		cli
 606 0210 DEBF      		out __SP_H__,r29
 607 0212 0FBE      		out __SREG__,__tmp_reg__
 608 0214 CDBF      		out __SP_L__,r28
 609               	/* prologue: function */
 610               	/* frame size = 11 */
 611               	/* stack size = 13 */
 612               	.L__stack_usage = 13
 613 0216 9B87      		std Y+11,r25
 614 0218 8A87      		std Y+10,r24
 615 021a 84E2      		ldi r24,lo8(36)
 616 021c 8983      		std Y+1,r24
 617 021e 81E0      		ldi r24,lo8(1)
 618 0220 8A83      		std Y+2,r24
 619 0222 8981      		ldd r24,Y+1
 620 0224 8B83      		std Y+3,r24
 621 0226 8A81      		ldd r24,Y+2
 622 0228 8C83      		std Y+4,r24
 623               	.LBB62:
 624               	.LBB63:
 625               	.LBB64:
 626               	.LBB65:
 627               		.file 7 "../../../platform/common/services/ioport/mega_rf/ioport.h"
   1:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
   2:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \file
   3:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
   4:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief MEGA and MEGA_RF architecture specific IOPORT service implementation
   5:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * header file.
   6:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
   7:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * Copyright (c) 2012 - 2013 Atmel Corporation. All rights reserved.
   8:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
   9:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \asf_license_start
  10:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
  11:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \page License
  12:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
  13:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * Redistribution and use in source and binary forms, with or without
  14:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * modification, are permitted provided that the following conditions are met:
  15:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
  16:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  17:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *    this list of conditions and the following disclaimer.
  18:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
  19:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *    this list of conditions and the following disclaimer in the documentation
  21:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *    and/or other materials provided with the distribution.
  22:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
  23:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  24:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *    from this software without specific prior written permission.
  25:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
  26:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * 4. This software may only be redistributed and used in connection with an
  27:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *    Atmel microcontroller product.
  28:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
  29:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  30:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  32:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  33:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  35:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  36:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  37:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  38:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  39:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * POSSIBILITY OF SUCH DAMAGE.
  40:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
  41:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \asf_license_stop
  42:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
  43:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
  44:../../../platform/common/services/ioport/mega_rf/ioport.h **** #ifndef IOPORT_MEGA_RF_H
  45:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_MEGA_RF_H
  46:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
  47:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_CREATE_PIN(port, pin) ((IOPORT_ ## port) * 8 + (pin))
  48:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_BASE_ADDRESS 0x20
  49:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PORT_OFFSET  0x03
  50:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
  51:../../../platform/common/services/ioport/mega_rf/ioport.h **** /** \name IOPORT port numbers */
  52:../../../platform/common/services/ioport/mega_rf/ioport.h **** /** @{ */
  53:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
  54:../../../platform/common/services/ioport/mega_rf/ioport.h **** #if MEGA_XX0_1 || MEGA_RF || MEGA_UNSPECIFIED || MEGA_XX4 || MEGA_XX4_A
  55:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PORTA    0 /* not connected to pins for megaRF*/
  56:../../../platform/common/services/ioport/mega_rf/ioport.h **** #endif
  57:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
  58:../../../platform/common/services/ioport/mega_rf/ioport.h **** #if MEGA_XX0_1 || MEGA_RF || MEGA_UNSPECIFIED || MEGA_XX8 || MEGA_XX8_A || \
  59:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	MEGA_XX4 || MEGA_XX4_A
  60:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PORTB    1
  61:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PORTC    2 /* not connected to pins for megaRF*/
  62:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PORTD    3
  63:../../../platform/common/services/ioport/mega_rf/ioport.h **** #endif
  64:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
  65:../../../platform/common/services/ioport/mega_rf/ioport.h **** #if MEGA_XX0_1 || MEGA_RF
  66:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PORTE    4
  67:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PORTF    5
  68:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PORTG    6
  69:../../../platform/common/services/ioport/mega_rf/ioport.h **** #endif
  70:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
  71:../../../platform/common/services/ioport/mega_rf/ioport.h **** #if MEGA_XX0
  72:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PORTH    7
  73:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PORTI    8
  74:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PORTJ    9
  75:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PORTK    10
  76:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PORTL    11
  77:../../../platform/common/services/ioport/mega_rf/ioport.h **** #endif
  78:../../../platform/common/services/ioport/mega_rf/ioport.h **** /** @} */
  79:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
  80:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
  81:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \weakgroup ioport_service_group
  82:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \section ioport_modes IOPORT Modes
  83:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
  84:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * For details on these please see the megaRF Manual.
  85:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
  86:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * @{
  87:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
  88:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
  89:../../../platform/common/services/ioport/mega_rf/ioport.h **** /** \name IOPORT Mode bit definitions */
  90:../../../platform/common/services/ioport/mega_rf/ioport.h **** /** @{ */
  91:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_MODE_PULLDOWN        (0x01) /*!< Pull-down */
  92:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_MODE_PULLUP          (0x00) /*!< Pull-up */
  93:../../../platform/common/services/ioport/mega_rf/ioport.h **** /** @} */
  94:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
  95:../../../platform/common/services/ioport/mega_rf/ioport.h **** typedef uint8_t ioport_mode_t;
  96:../../../platform/common/services/ioport/mega_rf/ioport.h **** typedef uint8_t ioport_pin_t;
  97:../../../platform/common/services/ioport/mega_rf/ioport.h **** typedef uint8_t ioport_port_t;
  98:../../../platform/common/services/ioport/mega_rf/ioport.h **** typedef uint8_t ioport_port_mask_t;
  99:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 100:../../../platform/common/services/ioport/mega_rf/ioport.h **** /* I/O Ports */
 101:../../../platform/common/services/ioport/mega_rf/ioport.h **** typedef struct PORT_struct {
 102:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	volatile uint8_t PINCRL;         /* I/O Port PIN DATA READ ONLY */
 103:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	volatile uint8_t DIR;            /* I/O Port Data Direction Set */
 104:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	volatile uint8_t PORTDATA;       /* I/O Port DATA register */
 105:../../../platform/common/services/ioport/mega_rf/ioport.h **** } PORT_t;
 106:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 107:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 108:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief A pin mask
 109:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
 110:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * This type is used to describe the port pin mask on the part.
 111:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 112:../../../platform/common/services/ioport/mega_rf/ioport.h **** typedef uint8_t pin_mask_t;
 113:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 114:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 115:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief A PORT pin
 116:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
 117:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * This type is used to describe the PORT pins on the part.
 118:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 119:../../../platform/common/services/ioport/mega_rf/ioport.h **** typedef uint8_t port_pin_t;
 120:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 121:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 122:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief Pin configuration flags
 123:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
 124:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * This is a bitmask containing configuration flags for the pins that shall be
 125:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * configured.
 126:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 127:../../../platform/common/services/ioport/mega_rf/ioport.h **** typedef uint16_t port_pin_flags_t;
 128:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 129:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 130:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief A port id
 131:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
 132:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * This type is used to describe the port id on the part (0 is PORTA).
 133:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 134:../../../platform/common/services/ioport/mega_rf/ioport.h **** typedef uint8_t port_id_t;
 135:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 136:../../../platform/common/services/ioport/mega_rf/ioport.h **** /** \name Initial Output State Flags */
 137:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 138:../../../platform/common/services/ioport/mega_rf/ioport.h **** /*With Port as input port the initial status is either tri state
 139:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * or pulled high, based on PORTX value, and check the PUD value to make
 140:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * sure pull up resistance is not disabled*/
 141:../../../platform/common/services/ioport/mega_rf/ioport.h **** /** @{ */
 142:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_INIT_LOW           0 << 1  /*!< Initial Output State Low */
 143:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_INIT_HIGH          1 << 1 /*!< Initial Output State High */
 144:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 145:../../../platform/common/services/ioport/mega_rf/ioport.h **** /** @} */
 146:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 147:../../../platform/common/services/ioport/mega_rf/ioport.h **** /** \name Output and Pull Configuration Flags */
 148:../../../platform/common/services/ioport/mega_rf/ioport.h **** /** @{ */
 149:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PULL_DOWN          (0 << 2) /*!< Pull-Down (when input) */
 150:../../../platform/common/services/ioport/mega_rf/ioport.h **** #define IOPORT_PULL_UP            (1 << 2) /*!< Pull-Up (when input) */
 151:../../../platform/common/services/ioport/mega_rf/ioport.h **** /** @} */
 152:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 153:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 154:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief: To get the port number from pin nuber
 155:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 156:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 157:../../../platform/common/services/ioport/mega_rf/ioport.h **** __always_inline static inline ioport_port_t arch_ioport_pin_to_port_id(
 158:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		uint8_t pin)
 159:../../../platform/common/services/ioport/mega_rf/ioport.h **** {
 160:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	return pin >> 3;
 161:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 162:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 163:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 164:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief: To get the base address of port number
 165:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param: port number e.g. IOPORT_PORTB
 166:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 167:../../../platform/common/services/ioport/mega_rf/ioport.h **** __always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
 168:../../../platform/common/services/ioport/mega_rf/ioport.h **** {
 169:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
 170:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	       (port * IOPORT_PORT_OFFSET)));
 171:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 172:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 173:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 174:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief: To get the base address of port number from defined pin
 175:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 176:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 177:../../../platform/common/services/ioport/mega_rf/ioport.h **** __always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
 178:../../../platform/common/services/ioport/mega_rf/ioport.h **** {
 179:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	return arch_ioport_port_to_base(pin >> 3);
 180:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 181:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 182:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 183:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief: To get the 8-bit pin mask for pin
 184:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 185:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 186:../../../platform/common/services/ioport/mega_rf/ioport.h **** __always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
 187:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	(ioport_pin_t pin)
 188:../../../platform/common/services/ioport/mega_rf/ioport.h **** {
 189:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	return 1U << (pin & 0x07);
 190:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 191:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 192:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 193:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief Set multiple pin modes in a single GPIO port, such as pull-up,
 194:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * pull-down, etc. configuration.
 195:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
 196:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param port GPIO port to configure  e.g. IOPORT_PORTB
 197:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param mask Pin mask of pins to configure
 198:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param mode Mode masks to configure for the specified pins (\ref
 199:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * ioport_modes)
 200:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 201:../../../platform/common/services/ioport/mega_rf/ioport.h **** __always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
 202:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		ioport_port_mask_t mask, ioport_mode_t mode)
 203:../../../platform/common/services/ioport/mega_rf/ioport.h **** {
 204:../../../platform/common/services/ioport/mega_rf/ioport.h **** #ifdef MEGA_RF
 205:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	PORT_t *base = arch_ioport_port_to_base(port);
 206:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	if (mode == IOPORT_MODE_PULLUP) {
 207:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		base->PORTDATA = mask;
 208:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	} else if (mode == IOPORT_MODE_PULLDOWN) {
 209:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		base->PORTDATA = ~mask;
 210:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	}
 211:../../../platform/common/services/ioport/mega_rf/ioport.h **** #endif
 212:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 213:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 214:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 215:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief Set multiple pin modes in a single GPIO port, such as pull-up,
 216:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * pull-down, etc. configuration.
 217:../../../platform/common/services/ioport/mega_rf/ioport.h ****  *
 218:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 219:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param mask Pin mask of pins to configure
 220:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param mode Mode masks to configure for the specified pins (\ref
 221:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * ioport_modes)
 222:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 223:../../../platform/common/services/ioport/mega_rf/ioport.h **** __always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
 224:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		ioport_mode_t mode)
 225:../../../platform/common/services/ioport/mega_rf/ioport.h **** {
 226:../../../platform/common/services/ioport/mega_rf/ioport.h **** #ifdef MEGA_RF
 227:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	PORT_t *base = arch_ioport_pin_to_base(pin);
 228:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
 229:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	if (mode == IOPORT_MODE_PULLUP) {
 230:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		base->PORTDATA |=  mask_pin;
 231:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	} else if (mode == IOPORT_MODE_PULLDOWN) {
 232:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		base->PORTDATA &= ~mask_pin;
 233:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	}
 234:../../../platform/common/services/ioport/mega_rf/ioport.h **** #endif
 235:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 236:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 237:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 238:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief : Set port direction as input or output.
 239:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param port GPIO port to configure  e.g. IOPORT_PORTB
 240:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param mask Pin mask of pins to configure
 241:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param mode dir, \refer ioport_direction
 242:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 243:../../../platform/common/services/ioport/mega_rf/ioport.h **** __always_inline static void arch_ioport_set_port_dir(ioport_port_t port,
 244:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		ioport_port_mask_t mask, enum ioport_direction dir)
 245:../../../platform/common/services/ioport/mega_rf/ioport.h **** {
 246:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	PORT_t *base = arch_ioport_port_to_base(port);
 247:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 248:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	if (dir == IOPORT_DIR_OUTPUT) {
 249:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		base->DIR = mask;
 250:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	} else if (dir == IOPORT_DIR_INPUT) {
 251:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		base->DIR = ~mask;
 252:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	}
 253:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 254:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 255:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 256:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief : Set pin direction as input or output.
 257:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 258:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param mask Pin mask of pins to configure
 259:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param mode dir, \refer ioport_direction
 260:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 261:../../../platform/common/services/ioport/mega_rf/ioport.h **** __always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
 262:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		enum ioport_direction dir)
 263:../../../platform/common/services/ioport/mega_rf/ioport.h **** {
 264:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	PORT_t *base = arch_ioport_pin_to_base(pin);
 265:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 266:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	if (dir == IOPORT_DIR_OUTPUT) {
 267:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		base->DIR |= arch_ioport_pin_to_mask(pin);
 268:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	} else if (dir == IOPORT_DIR_INPUT) {
 269:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 270:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	}
 271:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 272:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 273:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 274:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief : Set pin level to high or low.
 275:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 276:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param: level high/low
 277:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 278:../../../platform/common/services/ioport/mega_rf/ioport.h **** __always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
 279:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		bool level)
 280:../../../platform/common/services/ioport/mega_rf/ioport.h **** {
 281:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
 628               		.loc 7 281 0
 629 022a 8B81      		ldd r24,Y+3
 630 022c 8695      		lsr r24
 631 022e 8695      		lsr r24
 632 0230 8695      		lsr r24
 633 0232 8D83      		std Y+5,r24
 634               	.LBB66:
 635               	.LBB67:
 170:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 636               		.loc 7 170 0
 637 0234 8D81      		ldd r24,Y+5
 638 0236 282F      		mov r18,r24
 639 0238 30E0      		ldi r19,0
 640 023a C901      		movw r24,r18
 641 023c 880F      		lsl r24
 642 023e 991F      		rol r25
 643 0240 820F      		add r24,r18
 644 0242 931F      		adc r25,r19
 169:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	       (port * IOPORT_PORT_OFFSET)));
 645               		.loc 7 169 0
 646 0244 8096      		adiw r24,32
 647               	.LBE67:
 648               	.LBE66:
 649               		.loc 7 281 0
 650 0246 9F83      		std Y+7,r25
 651 0248 8E83      		std Y+6,r24
 282:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 283:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	if (level) {
 652               		.loc 7 283 0
 653 024a 8C81      		ldd r24,Y+4
 654 024c 8823      		tst r24
 655 024e 01F0      		breq .L18
 284:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		base_add->PORTDATA
 285:../../../platform/common/services/ioport/mega_rf/ioport.h **** 			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
 656               		.loc 7 285 0
 657 0250 8E81      		ldd r24,Y+6
 658 0252 9F81      		ldd r25,Y+7
 659 0254 FC01      		movw r30,r24
 660 0256 4281      		ldd r20,Z+2
 661 0258 8B81      		ldd r24,Y+3
 662 025a 8887      		std Y+8,r24
 663               	.LBB68:
 664               	.LBB69:
 189:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 665               		.loc 7 189 0
 666 025c 8885      		ldd r24,Y+8
 667 025e 882F      		mov r24,r24
 668 0260 90E0      		ldi r25,0
 669 0262 9C01      		movw r18,r24
 670 0264 2770      		andi r18,7
 671 0266 3327      		clr r19
 672 0268 81E0      		ldi r24,lo8(1)
 673 026a 90E0      		ldi r25,0
 674 026c 00C0      		rjmp 2f
 675               		1:
 676 026e 880F      		lsl r24
 677 0270 991F      		rol r25
 678               		2:
 679 0272 2A95      		dec r18
 680 0274 02F4      		brpl 1b
 681               	.LBE69:
 682               	.LBE68:
 683               		.loc 7 285 0
 684 0276 242F      		mov r18,r20
 685 0278 282B      		or r18,r24
 686 027a 8E81      		ldd r24,Y+6
 687 027c 9F81      		ldd r25,Y+7
 688 027e FC01      		movw r30,r24
 689 0280 2283      		std Z+2,r18
 690               	.LBE65:
 691               	.LBE64:
 692               	.LBE63:
 693               	.LBE62:
 108:ServerTDMA.c  **** #if (LED_COUNT > 0)
 109:ServerTDMA.c  **** 	LED_Off(LED_DATA);
 110:ServerTDMA.c  **** #endif
 111:ServerTDMA.c  **** 
 112:ServerTDMA.c  **** 	(void)timer;
 113:ServerTDMA.c  **** }
 694               		.loc 6 113 0
 695 0282 00C0      		rjmp .L22
 696               	.L18:
 697               	.LBB75:
 698               	.LBB74:
 699               	.LBB73:
 700               	.LBB72:
 286:../../../platform/common/services/ioport/mega_rf/ioport.h **** 					(pin));
 287:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	} else {
 288:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		base_add->PORTDATA
 289:../../../platform/common/services/ioport/mega_rf/ioport.h **** 			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 701               		.loc 7 289 0
 702 0284 8E81      		ldd r24,Y+6
 703 0286 9F81      		ldd r25,Y+7
 704 0288 FC01      		movw r30,r24
 705 028a 8281      		ldd r24,Z+2
 706 028c 482F      		mov r20,r24
 707 028e 8B81      		ldd r24,Y+3
 708 0290 8987      		std Y+9,r24
 709               	.LBB70:
 710               	.LBB71:
 189:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 711               		.loc 7 189 0
 712 0292 8985      		ldd r24,Y+9
 713 0294 882F      		mov r24,r24
 714 0296 90E0      		ldi r25,0
 715 0298 9C01      		movw r18,r24
 716 029a 2770      		andi r18,7
 717 029c 3327      		clr r19
 718 029e 81E0      		ldi r24,lo8(1)
 719 02a0 90E0      		ldi r25,0
 720 02a2 00C0      		rjmp 2f
 721               		1:
 722 02a4 880F      		lsl r24
 723 02a6 991F      		rol r25
 724               		2:
 725 02a8 2A95      		dec r18
 726 02aa 02F4      		brpl 1b
 727               	.LBE71:
 728               	.LBE70:
 729               		.loc 7 289 0
 730 02ac 8095      		com r24
 731 02ae 8423      		and r24,r20
 732 02b0 282F      		mov r18,r24
 733 02b2 8E81      		ldd r24,Y+6
 734 02b4 9F81      		ldd r25,Y+7
 735 02b6 FC01      		movw r30,r24
 736 02b8 2283      		std Z+2,r18
 737               	.L22:
 738               	.LBE72:
 739               	.LBE73:
 740               	.LBE74:
 741               	.LBE75:
 742               		.loc 6 113 0
 743 02ba 0000      		nop
 744               	/* epilogue start */
 745 02bc 2B96      		adiw r28,11
 746 02be 0FB6      		in __tmp_reg__,__SREG__
 747 02c0 F894      		cli
 748 02c2 DEBF      		out __SP_H__,r29
 749 02c4 0FBE      		out __SREG__,__tmp_reg__
 750 02c6 CDBF      		out __SP_L__,r28
 751 02c8 DF91      		pop r29
 752 02ca CF91      		pop r28
 753 02cc 0895      		ret
 754               		.cfi_endproc
 755               	.LFE131:
 757               		.section	.rodata
 758               	.LC2:
 759 000e 2530 3258 		.string	"%02X"
 759      00
 760               		.text
 762               	toHexBuffer:
 763               	.LFB132:
 114:ServerTDMA.c  **** #if (APP_COORDINATOR)
 115:ServerTDMA.c  **** static void toHexBuffer(uint8_t* out, uint8_t* in, uint16_t size)
 116:ServerTDMA.c  **** {
 764               		.loc 6 116 0
 765               		.cfi_startproc
 766 02ce CF93      		push r28
 767               	.LCFI37:
 768               		.cfi_def_cfa_offset 3
 769               		.cfi_offset 28, -2
 770 02d0 DF93      		push r29
 771               	.LCFI38:
 772               		.cfi_def_cfa_offset 4
 773               		.cfi_offset 29, -3
 774 02d2 CDB7      		in r28,__SP_L__
 775 02d4 DEB7      		in r29,__SP_H__
 776               	.LCFI39:
 777               		.cfi_def_cfa_register 28
 778 02d6 2A97      		sbiw r28,10
 779               	.LCFI40:
 780               		.cfi_def_cfa_offset 14
 781 02d8 0FB6      		in __tmp_reg__,__SREG__
 782 02da F894      		cli
 783 02dc DEBF      		out __SP_H__,r29
 784 02de 0FBE      		out __SREG__,__tmp_reg__
 785 02e0 CDBF      		out __SP_L__,r28
 786               	/* prologue: function */
 787               	/* frame size = 10 */
 788               	/* stack size = 12 */
 789               	.L__stack_usage = 12
 790 02e2 9E83      		std Y+6,r25
 791 02e4 8D83      		std Y+5,r24
 792 02e6 7887      		std Y+8,r23
 793 02e8 6F83      		std Y+7,r22
 794 02ea 5A87      		std Y+10,r21
 795 02ec 4987      		std Y+9,r20
 117:ServerTDMA.c  **** 	uint16_t		pos			= 0;
 796               		.loc 6 117 0
 797 02ee 1A82      		std Y+2,__zero_reg__
 798 02f0 1982      		std Y+1,__zero_reg__
 799               	.LBB76:
 118:ServerTDMA.c  **** 	for(uint16_t i = 0; i < size; ++i)
 800               		.loc 6 118 0
 801 02f2 1C82      		std Y+4,__zero_reg__
 802 02f4 1B82      		std Y+3,__zero_reg__
 803 02f6 00C0      		rjmp .L24
 804               	.L25:
 119:ServerTDMA.c  **** 	{
 120:ServerTDMA.c  **** 		pos						+= sprintf(out + pos, "%02X", in[i]);
 805               		.loc 6 120 0 discriminator 3
 806 02f8 2F81      		ldd r18,Y+7
 807 02fa 3885      		ldd r19,Y+8
 808 02fc 8B81      		ldd r24,Y+3
 809 02fe 9C81      		ldd r25,Y+4
 810 0300 820F      		add r24,r18
 811 0302 931F      		adc r25,r19
 812 0304 FC01      		movw r30,r24
 813 0306 8081      		ld r24,Z
 814 0308 482F      		mov r20,r24
 815 030a 50E0      		ldi r21,0
 816 030c 2D81      		ldd r18,Y+5
 817 030e 3E81      		ldd r19,Y+6
 818 0310 8981      		ldd r24,Y+1
 819 0312 9A81      		ldd r25,Y+2
 820 0314 820F      		add r24,r18
 821 0316 931F      		adc r25,r19
 822 0318 252F      		mov r18,r21
 823 031a 2F93      		push r18
 824 031c 242F      		mov r18,r20
 825 031e 2F93      		push r18
 826 0320 20E0      		ldi r18,lo8(.LC2)
 827 0322 30E0      		ldi r19,hi8(.LC2)
 828 0324 232F      		mov r18,r19
 829 0326 2F93      		push r18
 830 0328 20E0      		ldi r18,lo8(.LC2)
 831 032a 30E0      		ldi r19,hi8(.LC2)
 832 032c 2F93      		push r18
 833 032e 292F      		mov r18,r25
 834 0330 2F93      		push r18
 835 0332 8F93      		push r24
 836 0334 0E94 0000 		call sprintf
 837 0338 0F90      		pop __tmp_reg__
 838 033a 0F90      		pop __tmp_reg__
 839 033c 0F90      		pop __tmp_reg__
 840 033e 0F90      		pop __tmp_reg__
 841 0340 0F90      		pop __tmp_reg__
 842 0342 0F90      		pop __tmp_reg__
 843 0344 9C01      		movw r18,r24
 844 0346 8981      		ldd r24,Y+1
 845 0348 9A81      		ldd r25,Y+2
 846 034a 820F      		add r24,r18
 847 034c 931F      		adc r25,r19
 848 034e 9A83      		std Y+2,r25
 849 0350 8983      		std Y+1,r24
 118:ServerTDMA.c  **** 	for(uint16_t i = 0; i < size; ++i)
 850               		.loc 6 118 0 discriminator 3
 851 0352 8B81      		ldd r24,Y+3
 852 0354 9C81      		ldd r25,Y+4
 853 0356 0196      		adiw r24,1
 854 0358 9C83      		std Y+4,r25
 855 035a 8B83      		std Y+3,r24
 856               	.L24:
 118:ServerTDMA.c  **** 	for(uint16_t i = 0; i < size; ++i)
 857               		.loc 6 118 0 is_stmt 0 discriminator 1
 858 035c 2B81      		ldd r18,Y+3
 859 035e 3C81      		ldd r19,Y+4
 860 0360 8985      		ldd r24,Y+9
 861 0362 9A85      		ldd r25,Y+10
 862 0364 2817      		cp r18,r24
 863 0366 3907      		cpc r19,r25
 864 0368 00F0      		brlo .L25
 865               	.LBE76:
 121:ServerTDMA.c  **** 	}
 122:ServerTDMA.c  **** 	out[pos]					= NULL;
 866               		.loc 6 122 0 is_stmt 1
 867 036a 2D81      		ldd r18,Y+5
 868 036c 3E81      		ldd r19,Y+6
 869 036e 8981      		ldd r24,Y+1
 870 0370 9A81      		ldd r25,Y+2
 871 0372 820F      		add r24,r18
 872 0374 931F      		adc r25,r19
 873 0376 FC01      		movw r30,r24
 874 0378 1082      		st Z,__zero_reg__
 123:ServerTDMA.c  **** }
 875               		.loc 6 123 0
 876 037a 0000      		nop
 877               	/* epilogue start */
 878 037c 2A96      		adiw r28,10
 879 037e 0FB6      		in __tmp_reg__,__SREG__
 880 0380 F894      		cli
 881 0382 DEBF      		out __SP_H__,r29
 882 0384 0FBE      		out __SREG__,__tmp_reg__
 883 0386 CDBF      		out __SP_L__,r28
 884 0388 DF91      		pop r29
 885 038a CF91      		pop r28
 886 038c 0895      		ret
 887               		.cfi_endproc
 888               	.LFE132:
 891               	tdma_server_beacon:
 892               	.LFB133:
 124:ServerTDMA.c  **** #if (MASTER_MACSC == 1)
 125:ServerTDMA.c  **** static void tdma_server_beacon(void)
 126:ServerTDMA.c  **** {
 893               		.loc 6 126 0
 894               		.cfi_startproc
 895 038e CF93      		push r28
 896               	.LCFI41:
 897               		.cfi_def_cfa_offset 3
 898               		.cfi_offset 28, -2
 899 0390 DF93      		push r29
 900               	.LCFI42:
 901               		.cfi_def_cfa_offset 4
 902               		.cfi_offset 29, -3
 903 0392 CDB7      		in r28,__SP_L__
 904 0394 DEB7      		in r29,__SP_H__
 905               	.LCFI43:
 906               		.cfi_def_cfa_register 28
 907               	/* prologue: function */
 908               	/* frame size = 0 */
 909               	/* stack size = 2 */
 910               	.L__stack_usage = 2
 127:ServerTDMA.c  **** 	macsc_enable_manual_bts();
 911               		.loc 6 127 0
 912 0396 0E94 0000 		call macsc_enable_manual_bts
 128:ServerTDMA.c  **** 
 129:ServerTDMA.c  **** 	appState					= APP_STATE_SEND;
 913               		.loc 6 129 0
 914 039a 83E0      		ldi r24,lo8(3)
 915 039c 8093 0000 		sts appState,r24
 130:ServerTDMA.c  **** }
 916               		.loc 6 130 0
 917 03a0 0000      		nop
 918               	/* epilogue start */
 919 03a2 DF91      		pop r29
 920 03a4 CF91      		pop r28
 921 03a6 0895      		ret
 922               		.cfi_endproc
 923               	.LFE133:
 926               	tdma_server_statistics:
 927               	.LFB134:
 131:ServerTDMA.c  **** static void tdma_server_statistics(void)
 132:ServerTDMA.c  **** {
 928               		.loc 6 132 0
 929               		.cfi_startproc
 930 03a8 CF93      		push r28
 931               	.LCFI44:
 932               		.cfi_def_cfa_offset 3
 933               		.cfi_offset 28, -2
 934 03aa DF93      		push r29
 935               	.LCFI45:
 936               		.cfi_def_cfa_offset 4
 937               		.cfi_offset 29, -3
 938 03ac CDB7      		in r28,__SP_L__
 939 03ae DEB7      		in r29,__SP_H__
 940               	.LCFI46:
 941               		.cfi_def_cfa_register 28
 942               	/* prologue: function */
 943               	/* frame size = 0 */
 944               	/* stack size = 2 */
 945               	.L__stack_usage = 2
 133:ServerTDMA.c  **** 	appState					= APP_STATE_SERVER_STATISTICS;
 946               		.loc 6 133 0
 947 03b0 8FE0      		ldi r24,lo8(15)
 948 03b2 8093 0000 		sts appState,r24
 134:ServerTDMA.c  **** }
 949               		.loc 6 134 0
 950 03b6 0000      		nop
 951               	/* epilogue start */
 952 03b8 DF91      		pop r29
 953 03ba CF91      		pop r28
 954 03bc 0895      		ret
 955               		.cfi_endproc
 956               	.LFE134:
 958               		.section	.rodata
 959               	.LC3:
 960 0013 523A 2025 		.string	"R: %d, C: %d, S: %d\n"
 960      642C 2043 
 960      3A20 2564 
 960      2C20 533A 
 960      2025 640A 
 961               	.LC4:
 962 0028 5200      		.string	"R"
 963               	.LC5:
 964 002a 5300      		.string	"S"
 965               	.LC6:
 966 002c 2573 3A20 		.string	"%s: Node[%02d]: \n"
 966      4E6F 6465 
 966      5B25 3032 
 966      645D 3A20 
 966      0A00 
 967               		.text
 969               	server_statistics:
 970               	.LFB135:
 135:ServerTDMA.c  **** #else
 136:ServerTDMA.c  **** static void tmr_tdma_server_beacon(SYS_Timer_t *timer)
 137:ServerTDMA.c  **** {
 138:ServerTDMA.c  **** 	(void) timer;
 139:ServerTDMA.c  **** 
 140:ServerTDMA.c  **** 	SYS_TimerStart(&tmrComputeData);
 141:ServerTDMA.c  **** 	
 142:ServerTDMA.c  **** 	appState					= APP_STATE_SEND;
 143:ServerTDMA.c  **** }
 144:ServerTDMA.c  **** static void tmr_tdma_server_statistics(SYS_Timer_t *timer)
 145:ServerTDMA.c  **** {
 146:ServerTDMA.c  **** 	(void) timer;
 147:ServerTDMA.c  **** 
 148:ServerTDMA.c  **** 	appState					= APP_STATE_SERVER_STATISTICS;
 149:ServerTDMA.c  **** }
 150:ServerTDMA.c  **** #endif
 151:ServerTDMA.c  **** static void server_statistics(void)
 152:ServerTDMA.c  **** {
 971               		.loc 6 152 0
 972               		.cfi_startproc
 973 03be CF93      		push r28
 974               	.LCFI47:
 975               		.cfi_def_cfa_offset 3
 976               		.cfi_offset 28, -2
 977 03c0 DF93      		push r29
 978               	.LCFI48:
 979               		.cfi_def_cfa_offset 4
 980               		.cfi_offset 29, -3
 981 03c2 CDB7      		in r28,__SP_L__
 982 03c4 DEB7      		in r29,__SP_H__
 983               	.LCFI49:
 984               		.cfi_def_cfa_register 28
 985 03c6 2897      		sbiw r28,8
 986               	.LCFI50:
 987               		.cfi_def_cfa_offset 12
 988 03c8 0FB6      		in __tmp_reg__,__SREG__
 989 03ca F894      		cli
 990 03cc DEBF      		out __SP_H__,r29
 991 03ce 0FBE      		out __SREG__,__tmp_reg__
 992 03d0 CDBF      		out __SP_L__,r28
 993               	/* prologue: function */
 994               	/* frame size = 8 */
 995               	/* stack size = 10 */
 996               	.L__stack_usage = 10
 153:ServerTDMA.c  **** 	int	n_decoded				= solver_solve_system();
 997               		.loc 6 153 0
 998 03d2 0E94 0000 		call solver_solve_system
 999 03d6 9C83      		std Y+4,r25
 1000 03d8 8B83      		std Y+3,r24
 154:ServerTDMA.c  **** 	int n_received				= solver_get_n_received();
 1001               		.loc 6 154 0
 1002 03da 0E94 0000 		call solver_get_n_received
 1003 03de 882F      		mov r24,r24
 1004 03e0 90E0      		ldi r25,0
 1005 03e2 9E83      		std Y+6,r25
 1006 03e4 8D83      		std Y+5,r24
 155:ServerTDMA.c  **** 
 156:ServerTDMA.c  **** #if (HUMAM_READABLE == 1)
 157:ServerTDMA.c  **** 	printf("R: %d, C: %d, S: %d\n", n_received, solver_get_n_colaborative(), n_decoded);
 1007               		.loc 6 157 0
 1008 03e6 0E94 0000 		call solver_get_n_colaborative
 1009 03ea 882F      		mov r24,r24
 1010 03ec 90E0      		ldi r25,0
 1011 03ee 2C81      		ldd r18,Y+4
 1012 03f0 2F93      		push r18
 1013 03f2 2B81      		ldd r18,Y+3
 1014 03f4 2F93      		push r18
 1015 03f6 292F      		mov r18,r25
 1016 03f8 2F93      		push r18
 1017 03fa 8F93      		push r24
 1018 03fc 8E81      		ldd r24,Y+6
 1019 03fe 8F93      		push r24
 1020 0400 8D81      		ldd r24,Y+5
 1021 0402 8F93      		push r24
 1022 0404 80E0      		ldi r24,lo8(.LC3)
 1023 0406 90E0      		ldi r25,hi8(.LC3)
 1024 0408 892F      		mov r24,r25
 1025 040a 8F93      		push r24
 1026 040c 80E0      		ldi r24,lo8(.LC3)
 1027 040e 90E0      		ldi r25,hi8(.LC3)
 1028 0410 8F93      		push r24
 1029 0412 0E94 0000 		call printf
 1030 0416 8DB7      		in r24,__SP_L__
 1031 0418 9EB7      		in r25,__SP_H__
 1032 041a 0896      		adiw r24,8
 1033 041c 0FB6      		in __tmp_reg__,__SREG__
 1034 041e F894      		cli
 1035 0420 DEBF      		out __SP_H__,r29
 1036 0422 0FBE      		out __SREG__,__tmp_reg__
 1037 0424 CDBF      		out __SP_L__,r28
 1038               	.LBB77:
 158:ServerTDMA.c  **** 
 159:ServerTDMA.c  **** 	for(uint8_t j = SOLVER_MSG_RECEIVED; j < SOLVER_MSG_MAX; ++j)
 1039               		.loc 6 159 0
 1040 0426 81E0      		ldi r24,lo8(1)
 1041 0428 8983      		std Y+1,r24
 1042 042a 00C0      		rjmp .L29
 1043               	.L35:
 1044               	.LBB78:
 160:ServerTDMA.c  **** 	{
 161:ServerTDMA.c  **** 		for(uint8_t i = 0; i < N_MOTES_COLLAB_MAX; ++i)
 1045               		.loc 6 161 0
 1046 042c 1A82      		std Y+2,__zero_reg__
 1047 042e 00C0      		rjmp .L30
 1048               	.L34:
 1049               	.LBB79:
 162:ServerTDMA.c  **** 		{
 163:ServerTDMA.c  **** 			uint8_t* buffer			= solver_get_data(i, j);
 1050               		.loc 6 163 0
 1051 0430 6981      		ldd r22,Y+1
 1052 0432 8A81      		ldd r24,Y+2
 1053 0434 0E94 0000 		call solver_get_data
 1054 0438 9887      		std Y+8,r25
 1055 043a 8F83      		std Y+7,r24
 164:ServerTDMA.c  **** 			if(buffer)
 1056               		.loc 6 164 0
 1057 043c 8F81      		ldd r24,Y+7
 1058 043e 9885      		ldd r25,Y+8
 1059 0440 892B      		or r24,r25
 1060 0442 01F0      		breq .L31
 165:ServerTDMA.c  **** 			{
 166:ServerTDMA.c  **** 				//toHexBuffer(statistics_buffer, buffer, MSG_SIZE_MAX);
 167:ServerTDMA.c  **** 				//printf("%s: Node[%02d]: %s\n", (j == SOLVER_MSG_RECEIVED ? "R" : "S"), i + 1, statistics_buff
 168:ServerTDMA.c  **** 				printf("%s: Node[%02d]: \n", (j == SOLVER_MSG_RECEIVED ? "R" : "S"), i + 1);
 1061               		.loc 6 168 0
 1062 0444 8A81      		ldd r24,Y+2
 1063 0446 882F      		mov r24,r24
 1064 0448 90E0      		ldi r25,0
 1065 044a 9C01      		movw r18,r24
 1066 044c 2F5F      		subi r18,-1
 1067 044e 3F4F      		sbci r19,-1
 1068 0450 8981      		ldd r24,Y+1
 1069 0452 8130      		cpi r24,lo8(1)
 1070 0454 01F4      		brne .L32
 1071               		.loc 6 168 0 is_stmt 0 discriminator 1
 1072 0456 80E0      		ldi r24,lo8(.LC4)
 1073 0458 90E0      		ldi r25,hi8(.LC4)
 1074 045a 00C0      		rjmp .L33
 1075               	.L32:
 1076               		.loc 6 168 0 discriminator 2
 1077 045c 80E0      		ldi r24,lo8(.LC5)
 1078 045e 90E0      		ldi r25,hi8(.LC5)
 1079               	.L33:
 1080               		.loc 6 168 0 discriminator 4
 1081 0460 432F      		mov r20,r19
 1082 0462 4F93      		push r20
 1083 0464 2F93      		push r18
 1084 0466 292F      		mov r18,r25
 1085 0468 2F93      		push r18
 1086 046a 8F93      		push r24
 1087 046c 80E0      		ldi r24,lo8(.LC6)
 1088 046e 90E0      		ldi r25,hi8(.LC6)
 1089 0470 892F      		mov r24,r25
 1090 0472 8F93      		push r24
 1091 0474 80E0      		ldi r24,lo8(.LC6)
 1092 0476 90E0      		ldi r25,hi8(.LC6)
 1093 0478 8F93      		push r24
 1094 047a 0E94 0000 		call printf
 1095 047e 0F90      		pop __tmp_reg__
 1096 0480 0F90      		pop __tmp_reg__
 1097 0482 0F90      		pop __tmp_reg__
 1098 0484 0F90      		pop __tmp_reg__
 1099 0486 0F90      		pop __tmp_reg__
 1100 0488 0F90      		pop __tmp_reg__
 1101               	.L31:
 1102               	.LBE79:
 161:ServerTDMA.c  **** 		{
 1103               		.loc 6 161 0 is_stmt 1 discriminator 2
 1104 048a 8A81      		ldd r24,Y+2
 1105 048c 8F5F      		subi r24,lo8(-(1))
 1106 048e 8A83      		std Y+2,r24
 1107               	.L30:
 161:ServerTDMA.c  **** 		{
 1108               		.loc 6 161 0 is_stmt 0 discriminator 1
 1109 0490 8A81      		ldd r24,Y+2
 1110 0492 8E30      		cpi r24,lo8(14)
 1111 0494 00F0      		brlo .L34
 1112               	.LBE78:
 159:ServerTDMA.c  **** 	{
 1113               		.loc 6 159 0 is_stmt 1 discriminator 2
 1114 0496 8981      		ldd r24,Y+1
 1115 0498 8F5F      		subi r24,lo8(-(1))
 1116 049a 8983      		std Y+1,r24
 1117               	.L29:
 159:ServerTDMA.c  **** 	{
 1118               		.loc 6 159 0 is_stmt 0 discriminator 1
 1119 049c 8981      		ldd r24,Y+1
 1120 049e 8330      		cpi r24,lo8(3)
 1121 04a0 00F0      		brlo .L35
 1122               	.LBE77:
 169:ServerTDMA.c  **** 			}
 170:ServerTDMA.c  **** 		}
 171:ServerTDMA.c  **** 	}
 172:ServerTDMA.c  **** #else
 173:ServerTDMA.c  **** 	printf("%d, %d, %d", n_received, solver_get_n_colaborative(), n_decoded);
 174:ServerTDMA.c  **** 	
 175:ServerTDMA.c  **** 	for(uint8_t i = 0; i < 10; ++i)
 176:ServerTDMA.c  **** 	{
 177:ServerTDMA.c  **** 		printf(", %d, ", i + 1);
 178:ServerTDMA.c  **** 
 179:ServerTDMA.c  **** 		uint8_t* buffer			= solver_get_data(i, SOLVER_MSG_RECEIVED);
 180:ServerTDMA.c  **** 		if(buffer)
 181:ServerTDMA.c  **** 		{
 182:ServerTDMA.c  **** 			printf("R, ");
 183:ServerTDMA.c  **** 		}
 184:ServerTDMA.c  **** 		else
 185:ServerTDMA.c  **** 		{
 186:ServerTDMA.c  **** 			buffer				= solver_get_data(i, SOLVER_MSG_DECODED);
 187:ServerTDMA.c  **** 			if(buffer)
 188:ServerTDMA.c  **** 			{
 189:ServerTDMA.c  **** 				printf("S, ");
 190:ServerTDMA.c  **** 			}
 191:ServerTDMA.c  **** 			else
 192:ServerTDMA.c  **** 			{
 193:ServerTDMA.c  **** 				printf("N, ");
 194:ServerTDMA.c  **** 			}
 195:ServerTDMA.c  **** 		}
 196:ServerTDMA.c  **** 		
 197:ServerTDMA.c  **** 		EnergyStatistics_t*		energy = energy_get_statistics(i);
 198:ServerTDMA.c  **** 		printf("%d, %" PRIu64 ", %d, %" PRIu64 ", %d, %s ", energy->rssi, energy->n_collab_msg, energy->n
 199:ServerTDMA.c  **** 	}
 200:ServerTDMA.c  **** #endif
 201:ServerTDMA.c  **** 	
 202:ServerTDMA.c  **** 	appState					= APP_STATE_IDLE;
 1123               		.loc 6 202 0 is_stmt 1
 1124 04a2 81E0      		ldi r24,lo8(1)
 1125 04a4 8093 0000 		sts appState,r24
 203:ServerTDMA.c  **** }
 1126               		.loc 6 203 0
 1127 04a8 0000      		nop
 1128               	/* epilogue start */
 1129 04aa 2896      		adiw r28,8
 1130 04ac 0FB6      		in __tmp_reg__,__SREG__
 1131 04ae F894      		cli
 1132 04b0 DEBF      		out __SP_H__,r29
 1133 04b2 0FBE      		out __SREG__,__tmp_reg__
 1134 04b4 CDBF      		out __SP_L__,r28
 1135 04b6 DF91      		pop r29
 1136 04b8 CF91      		pop r28
 1137 04ba 0895      		ret
 1138               		.cfi_endproc
 1139               	.LFE135:
 1141               		.section	.rodata
 1142               	.LC7:
 1143 003e 0A0A 5475 		.string	"\n\nTurn: %04d\n"
 1143      726E 3A20 
 1143      2530 3464 
 1143      0A00 
 1144               	.LC8:
 1145 004c 436F 6E6E 		.string	"Connected: %02d, %s\n"
 1145      6563 7465 
 1145      643A 2025 
 1145      3032 642C 
 1145      2025 730A 
 1146               	.LC9:
 1147 0061 436F 6C6C 		.string	"Collab Buffer: %s\n"
 1147      6162 2042 
 1147      7566 6665 
 1147      723A 2025 
 1147      730A 00
 1148               		.text
 1150               	appSendData:
 1151               	.LFB136:
 204:ServerTDMA.c  **** #else
 205:ServerTDMA.c  **** static void tdma_client_turn(void)
 206:ServerTDMA.c  **** {
 207:ServerTDMA.c  **** 	appState					= APP_STATE_WAKEUP_AND_WAIT;
 208:ServerTDMA.c  **** }
 209:ServerTDMA.c  **** static void tdma_collab_job(void)
 210:ServerTDMA.c  **** {
 211:ServerTDMA.c  **** 	appState					= APP_STATE_WAKEUP_AND_SEND_COLLAB;
 212:ServerTDMA.c  **** }
 213:ServerTDMA.c  **** static void tdma_client_job(void)
 214:ServerTDMA.c  **** {
 215:ServerTDMA.c  **** 	appState					= APP_STATE_WAKEUP_AND_SEND;
 216:ServerTDMA.c  **** }
 217:ServerTDMA.c  **** static void tdma_job_conf(NWK_DataReq_t *req)
 218:ServerTDMA.c  **** {
 219:ServerTDMA.c  **** 	(void) req;
 220:ServerTDMA.c  **** 
 221:ServerTDMA.c  **** 	if(appState == APP_STATE_SEND_BUSY_DATA && i_am_collab_dev)
 222:ServerTDMA.c  **** 	{
 223:ServerTDMA.c  **** 		SYS_TimerStart(&tmrBlinkData);
 224:ServerTDMA.c  **** 		appState				= APP_STATE_RECEIVE_COLLAB;
 225:ServerTDMA.c  **** 	}
 226:ServerTDMA.c  **** 	else
 227:ServerTDMA.c  **** 	{
 228:ServerTDMA.c  **** 		appState				= APP_STATE_SLEEP_PREPARE;
 229:ServerTDMA.c  **** 	}
 230:ServerTDMA.c  **** }
 231:ServerTDMA.c  **** static void tdma_collaborate_fase(void)
 232:ServerTDMA.c  **** {
 233:ServerTDMA.c  **** 	macsc_set_cmp2_int_cb(tdma_collab_job);			// Do collab job & Sleep
 234:ServerTDMA.c  **** 	macsc_enable_cmp_int(MACSC_CC2);
 235:ServerTDMA.c  **** 	macsc_use_cmp(MACSC_RELATIVE_CMP, (SUPERFRAME_DURATION_SD * 2) + (TDMA_FIRST_SLOT * i_am_collab_sl
 236:ServerTDMA.c  **** 
 237:ServerTDMA.c  **** 	appState					= APP_STATE_DO_COMPRESS;
 238:ServerTDMA.c  **** }
 239:ServerTDMA.c  **** static bool appBeaconInd(NWK_DataInd_t *ind)
 240:ServerTDMA.c  **** {
 241:ServerTDMA.c  **** 	(void) ind;
 242:ServerTDMA.c  **** 
 243:ServerTDMA.c  **** #if (LED_COUNT > 0)
 244:ServerTDMA.c  **** 	//LED_Toggle(LED_BLINK);
 245:ServerTDMA.c  **** 	//LED_Off(LED_DATA);
 246:ServerTDMA.c  **** #endif
 247:ServerTDMA.c  **** 
 248:ServerTDMA.c  **** 	AppMessageFrame_t*	frame_struct= (AppMessageFrame_t*) ind->data;
 249:ServerTDMA.c  **** 
 250:ServerTDMA.c  **** 	if(frame_struct->frameType == MSG_STATE_BEACON)
 251:ServerTDMA.c  **** 	{
 252:ServerTDMA.c  **** 		if(connected)
 253:ServerTDMA.c  **** 		{
 254:ServerTDMA.c  **** 			memcpy(collab_vector, frame_struct->beacon.collab_vector, N_COLLAB_VECTOR);
 255:ServerTDMA.c  **** 
 256:ServerTDMA.c  **** 			appState					= APP_STATE_SEND_PREPARE;
 257:ServerTDMA.c  **** 		}
 258:ServerTDMA.c  **** 		else
 259:ServerTDMA.c  **** 		{
 260:ServerTDMA.c  **** 			appState					= APP_STATE_SLEEP_PREPARE;
 261:ServerTDMA.c  **** 		}
 262:ServerTDMA.c  **** 	}
 263:ServerTDMA.c  **** 
 264:ServerTDMA.c  **** 	return true;
 265:ServerTDMA.c  **** }
 266:ServerTDMA.c  **** static void appCollabPrepare(void)
 267:ServerTDMA.c  **** {
 268:ServerTDMA.c  **** 	solver_encode_messages(&msgFrameCollab);
 269:ServerTDMA.c  **** }
 270:ServerTDMA.c  **** static void appSendPrepare(void)
 271:ServerTDMA.c  **** {
 272:ServerTDMA.c  **** 	macsc_set_cmp2_int_cb(tdma_client_job);			// Do job & Sleep
 273:ServerTDMA.c  **** 	macsc_enable_cmp_int(MACSC_CC2);
 274:ServerTDMA.c  **** 	macsc_use_cmp(MACSC_RELATIVE_CMP, TDMA_FIRST_SLOT * APP_ADDR, MACSC_CC2);
 275:ServerTDMA.c  **** 
 276:ServerTDMA.c  **** #if 0
 277:ServerTDMA.c  **** 	#if (APP_ADDR == 1)
 278:ServerTDMA.c  **** 		memcpy(msgFrame.data.data_vector, vector_data1, MSG_SIZE_MAX);
 279:ServerTDMA.c  **** 	#else
 280:ServerTDMA.c  **** 		memcpy(msgFrame.data.data_vector, vector_data2, MSG_SIZE_MAX);
 281:ServerTDMA.c  **** 	#endif
 282:ServerTDMA.c  **** #else
 283:ServerTDMA.c  **** 	for(uint8_t i = 0; i < MSG_SIZE_MAX; ++i)
 284:ServerTDMA.c  **** 	{
 285:ServerTDMA.c  **** 		msgFrame.data.data_vector[i]	= rand();
 286:ServerTDMA.c  **** 	}
 287:ServerTDMA.c  **** #endif
 288:ServerTDMA.c  **** 	
 289:ServerTDMA.c  **** 	// Analyze Beacon Payload to configure collaborative devices
 290:ServerTDMA.c  **** 	uint8_t			n_collab_dev		= collab_vector[0];
 291:ServerTDMA.c  **** 	i_am_collab_turn					= collab_vector[1];
 292:ServerTDMA.c  **** 	i_am_collab_dev						= false;
 293:ServerTDMA.c  **** 	i_am_collab_slot					= 0;
 294:ServerTDMA.c  **** 
 295:ServerTDMA.c  **** 	// Scan to check if THIS device is on collab_vector
 296:ServerTDMA.c  **** 	for(uint8_t i = 0; i < n_collab_dev; ++i)
 297:ServerTDMA.c  **** 	{
 298:ServerTDMA.c  **** 		if(collab_vector[i + 2] == APP_ADDR)
 299:ServerTDMA.c  **** 		{
 300:ServerTDMA.c  **** 			i_am_collab_dev				= true;
 301:ServerTDMA.c  **** 			i_am_collab_slot			= i + 1;
 302:ServerTDMA.c  **** 			break;
 303:ServerTDMA.c  **** 		}
 304:ServerTDMA.c  **** 	}
 305:ServerTDMA.c  **** 
 306:ServerTDMA.c  **** 	if(i_am_collab_dev)
 307:ServerTDMA.c  **** 	{
 308:ServerTDMA.c  **** 		macsc_set_cmp3_int_cb(tdma_collaborate_fase);	// Do Collaborate
 309:ServerTDMA.c  **** 		macsc_enable_cmp_int(MACSC_CC3);
 310:ServerTDMA.c  **** 		macsc_use_cmp(MACSC_RELATIVE_CMP, SUPERFRAME_DURATION_SD, MACSC_CC3);
 311:ServerTDMA.c  **** 
 312:ServerTDMA.c  **** 		solver_set_collab_device(i_am_collab_slot);
 313:ServerTDMA.c  **** 		solver_prepare_next_turn();
 314:ServerTDMA.c  **** 		solver_set_data_frame(APP_ADDR, &msgFrame);
 315:ServerTDMA.c  **** 	}
 316:ServerTDMA.c  **** 	else
 317:ServerTDMA.c  **** 	{
 318:ServerTDMA.c  **** 		solver_set_collab_device(0);
 319:ServerTDMA.c  **** 		macsc_set_cmp3_int_cb(NULL);					// Disable
 320:ServerTDMA.c  **** 	}
 321:ServerTDMA.c  **** }
 322:ServerTDMA.c  **** static void appSendCollab(void)
 323:ServerTDMA.c  **** {
 324:ServerTDMA.c  **** #if (LED_COUNT > 0)
 325:ServerTDMA.c  **** 	LED_On(LED_DATA);
 326:ServerTDMA.c  **** #endif
 327:ServerTDMA.c  **** 
 328:ServerTDMA.c  **** 	NWK_DataReq(&msgReqCollab);
 329:ServerTDMA.c  **** }
 330:ServerTDMA.c  **** #endif
 331:ServerTDMA.c  **** static void appSendData(void)
 332:ServerTDMA.c  **** {
 1152               		.loc 6 332 0
 1153               		.cfi_startproc
 1154 04bc CF93      		push r28
 1155               	.LCFI51:
 1156               		.cfi_def_cfa_offset 3
 1157               		.cfi_offset 28, -2
 1158 04be DF93      		push r29
 1159               	.LCFI52:
 1160               		.cfi_def_cfa_offset 4
 1161               		.cfi_offset 29, -3
 1162 04c0 CDB7      		in r28,__SP_L__
 1163 04c2 DEB7      		in r29,__SP_H__
 1164               	.LCFI53:
 1165               		.cfi_def_cfa_register 28
 1166 04c4 2A97      		sbiw r28,10
 1167               	.LCFI54:
 1168               		.cfi_def_cfa_offset 14
 1169 04c6 0FB6      		in __tmp_reg__,__SREG__
 1170 04c8 F894      		cli
 1171 04ca DEBF      		out __SP_H__,r29
 1172 04cc 0FBE      		out __SREG__,__tmp_reg__
 1173 04ce CDBF      		out __SP_L__,r28
 1174               	/* prologue: function */
 1175               	/* frame size = 10 */
 1176               	/* stack size = 12 */
 1177               	.L__stack_usage = 12
 1178 04d0 84E2      		ldi r24,lo8(36)
 1179 04d2 8A83      		std Y+2,r24
 1180 04d4 1B82      		std Y+3,__zero_reg__
 1181 04d6 8A81      		ldd r24,Y+2
 1182 04d8 8C83      		std Y+4,r24
 1183 04da 8B81      		ldd r24,Y+3
 1184 04dc 8D83      		std Y+5,r24
 1185               	.LBB80:
 1186               	.LBB81:
 1187               	.LBB82:
 1188               	.LBB83:
 281:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 1189               		.loc 7 281 0
 1190 04de 8C81      		ldd r24,Y+4
 1191 04e0 8695      		lsr r24
 1192 04e2 8695      		lsr r24
 1193 04e4 8695      		lsr r24
 1194 04e6 8E83      		std Y+6,r24
 1195               	.LBB84:
 1196               	.LBB85:
 170:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 1197               		.loc 7 170 0
 1198 04e8 8E81      		ldd r24,Y+6
 1199 04ea 282F      		mov r18,r24
 1200 04ec 30E0      		ldi r19,0
 1201 04ee C901      		movw r24,r18
 1202 04f0 880F      		lsl r24
 1203 04f2 991F      		rol r25
 1204 04f4 820F      		add r24,r18
 1205 04f6 931F      		adc r25,r19
 169:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	       (port * IOPORT_PORT_OFFSET)));
 1206               		.loc 7 169 0
 1207 04f8 8096      		adiw r24,32
 1208               	.LBE85:
 1209               	.LBE84:
 281:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 1210               		.loc 7 281 0
 1211 04fa 9887      		std Y+8,r25
 1212 04fc 8F83      		std Y+7,r24
 283:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		base_add->PORTDATA
 1213               		.loc 7 283 0
 1214 04fe 8D81      		ldd r24,Y+5
 1215 0500 8823      		tst r24
 1216 0502 01F0      		breq .L38
 285:../../../platform/common/services/ioport/mega_rf/ioport.h **** 					(pin));
 1217               		.loc 7 285 0
 1218 0504 8F81      		ldd r24,Y+7
 1219 0506 9885      		ldd r25,Y+8
 1220 0508 FC01      		movw r30,r24
 1221 050a 4281      		ldd r20,Z+2
 1222 050c 8C81      		ldd r24,Y+4
 1223 050e 8987      		std Y+9,r24
 1224               	.LBB86:
 1225               	.LBB87:
 189:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 1226               		.loc 7 189 0
 1227 0510 8985      		ldd r24,Y+9
 1228 0512 882F      		mov r24,r24
 1229 0514 90E0      		ldi r25,0
 1230 0516 9C01      		movw r18,r24
 1231 0518 2770      		andi r18,7
 1232 051a 3327      		clr r19
 1233 051c 81E0      		ldi r24,lo8(1)
 1234 051e 90E0      		ldi r25,0
 1235 0520 00C0      		rjmp 2f
 1236               		1:
 1237 0522 880F      		lsl r24
 1238 0524 991F      		rol r25
 1239               		2:
 1240 0526 2A95      		dec r18
 1241 0528 02F4      		brpl 1b
 1242               	.LBE87:
 1243               	.LBE86:
 285:../../../platform/common/services/ioport/mega_rf/ioport.h **** 					(pin));
 1244               		.loc 7 285 0
 1245 052a 242F      		mov r18,r20
 1246 052c 282B      		or r18,r24
 1247 052e 8F81      		ldd r24,Y+7
 1248 0530 9885      		ldd r25,Y+8
 1249 0532 FC01      		movw r30,r24
 1250 0534 2283      		std Z+2,r18
 1251 0536 00C0      		rjmp .L40
 1252               	.L38:
 1253               		.loc 7 289 0
 1254 0538 8F81      		ldd r24,Y+7
 1255 053a 9885      		ldd r25,Y+8
 1256 053c FC01      		movw r30,r24
 1257 053e 8281      		ldd r24,Z+2
 1258 0540 482F      		mov r20,r24
 1259 0542 8C81      		ldd r24,Y+4
 1260 0544 8A87      		std Y+10,r24
 1261               	.LBB88:
 1262               	.LBB89:
 189:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 1263               		.loc 7 189 0
 1264 0546 8A85      		ldd r24,Y+10
 1265 0548 882F      		mov r24,r24
 1266 054a 90E0      		ldi r25,0
 1267 054c 9C01      		movw r18,r24
 1268 054e 2770      		andi r18,7
 1269 0550 3327      		clr r19
 1270 0552 81E0      		ldi r24,lo8(1)
 1271 0554 90E0      		ldi r25,0
 1272 0556 00C0      		rjmp 2f
 1273               		1:
 1274 0558 880F      		lsl r24
 1275 055a 991F      		rol r25
 1276               		2:
 1277 055c 2A95      		dec r18
 1278 055e 02F4      		brpl 1b
 1279               	.LBE89:
 1280               	.LBE88:
 1281               		.loc 7 289 0
 1282 0560 8095      		com r24
 1283 0562 8423      		and r24,r20
 1284 0564 282F      		mov r18,r24
 1285 0566 8F81      		ldd r24,Y+7
 1286 0568 9885      		ldd r25,Y+8
 1287 056a FC01      		movw r30,r24
 1288 056c 2283      		std Z+2,r18
 1289               	.L40:
 1290               	.LBE83:
 1291               	.LBE82:
 1292               	.LBE81:
 1293               	.LBE80:
 333:ServerTDMA.c  **** #if (LED_COUNT > 0)
 334:ServerTDMA.c  **** 	LED_On(LED_DATA);
 335:ServerTDMA.c  **** 	#if (APP_COORDINATOR)
 336:ServerTDMA.c  **** 		SYS_TimerStart(&tmrBlinkData);
 1294               		.loc 6 336 0
 1295 056e 80E0      		ldi r24,lo8(tmrBlinkData)
 1296 0570 90E0      		ldi r25,hi8(tmrBlinkData)
 1297 0572 0E94 0000 		call SYS_TimerStart
 337:ServerTDMA.c  **** 	#endif
 338:ServerTDMA.c  **** #endif
 339:ServerTDMA.c  **** 
 340:ServerTDMA.c  **** #if (APP_COORDINATOR)
 341:ServerTDMA.c  **** #if (HUMAM_READABLE == 1)
 342:ServerTDMA.c  **** 	printf("\n\nTurn: %04d\n", server_turn++);
 1298               		.loc 6 342 0
 1299 0576 8091 0000 		lds r24,server_turn
 1300 057a 9091 0000 		lds r25,server_turn+1
 1301 057e 9C01      		movw r18,r24
 1302 0580 2F5F      		subi r18,-1
 1303 0582 3F4F      		sbci r19,-1
 1304 0584 3093 0000 		sts server_turn+1,r19
 1305 0588 2093 0000 		sts server_turn,r18
 1306 058c 292F      		mov r18,r25
 1307 058e 2F93      		push r18
 1308 0590 8F93      		push r24
 1309 0592 80E0      		ldi r24,lo8(.LC7)
 1310 0594 90E0      		ldi r25,hi8(.LC7)
 1311 0596 892F      		mov r24,r25
 1312 0598 8F93      		push r24
 1313 059a 80E0      		ldi r24,lo8(.LC7)
 1314 059c 90E0      		ldi r25,hi8(.LC7)
 1315 059e 8F93      		push r24
 1316 05a0 0E94 0000 		call printf
 1317 05a4 0F90      		pop __tmp_reg__
 1318 05a6 0F90      		pop __tmp_reg__
 1319 05a8 0F90      		pop __tmp_reg__
 1320 05aa 0F90      		pop __tmp_reg__
 343:ServerTDMA.c  **** 	energy_prepare_next_turn();
 1321               		.loc 6 343 0
 1322 05ac 0E94 0000 		call energy_prepare_next_turn
 344:ServerTDMA.c  **** 	solver_prepare_next_turn();
 1323               		.loc 6 344 0
 1324 05b0 0E94 0000 		call solver_prepare_next_turn
 345:ServerTDMA.c  **** 	energy_get_collab_vector(msgFrame.beacon.collab_vector);
 1325               		.loc 6 345 0
 1326 05b4 80E0      		ldi r24,lo8(msgFrame+1)
 1327 05b6 90E0      		ldi r25,hi8(msgFrame+1)
 1328 05b8 0E94 0000 		call energy_get_collab_vector
 346:ServerTDMA.c  **** 	uint8_t aux_connected = energy_get_connected_vector(aux_buffer);
 1329               		.loc 6 346 0
 1330 05bc 80E0      		ldi r24,lo8(aux_buffer)
 1331 05be 90E0      		ldi r25,hi8(aux_buffer)
 1332 05c0 0E94 0000 		call energy_get_connected_vector
 1333 05c4 8983      		std Y+1,r24
 347:ServerTDMA.c  **** 	toHexBuffer(statistics_buffer, aux_buffer, N_MOTES_COLLAB_MAX);
 1334               		.loc 6 347 0
 1335 05c6 4EE0      		ldi r20,lo8(14)
 1336 05c8 50E0      		ldi r21,0
 1337 05ca 60E0      		ldi r22,lo8(aux_buffer)
 1338 05cc 70E0      		ldi r23,hi8(aux_buffer)
 1339 05ce 80E0      		ldi r24,lo8(statistics_buffer)
 1340 05d0 90E0      		ldi r25,hi8(statistics_buffer)
 1341 05d2 0E94 0000 		call toHexBuffer
 348:ServerTDMA.c  **** 	printf("Connected: %02d, %s\n", aux_connected, statistics_buffer);
 1342               		.loc 6 348 0
 1343 05d6 8981      		ldd r24,Y+1
 1344 05d8 882F      		mov r24,r24
 1345 05da 90E0      		ldi r25,0
 1346 05dc 20E0      		ldi r18,lo8(statistics_buffer)
 1347 05de 30E0      		ldi r19,hi8(statistics_buffer)
 1348 05e0 232F      		mov r18,r19
 1349 05e2 2F93      		push r18
 1350 05e4 20E0      		ldi r18,lo8(statistics_buffer)
 1351 05e6 30E0      		ldi r19,hi8(statistics_buffer)
 1352 05e8 2F93      		push r18
 1353 05ea 292F      		mov r18,r25
 1354 05ec 2F93      		push r18
 1355 05ee 8F93      		push r24
 1356 05f0 80E0      		ldi r24,lo8(.LC8)
 1357 05f2 90E0      		ldi r25,hi8(.LC8)
 1358 05f4 892F      		mov r24,r25
 1359 05f6 8F93      		push r24
 1360 05f8 80E0      		ldi r24,lo8(.LC8)
 1361 05fa 90E0      		ldi r25,hi8(.LC8)
 1362 05fc 8F93      		push r24
 1363 05fe 0E94 0000 		call printf
 1364 0602 0F90      		pop __tmp_reg__
 1365 0604 0F90      		pop __tmp_reg__
 1366 0606 0F90      		pop __tmp_reg__
 1367 0608 0F90      		pop __tmp_reg__
 1368 060a 0F90      		pop __tmp_reg__
 1369 060c 0F90      		pop __tmp_reg__
 349:ServerTDMA.c  **** 
 350:ServerTDMA.c  **** 	toHexBuffer(statistics_buffer, msgFrame.beacon.collab_vector, N_COLLAB_VECTOR);
 1370               		.loc 6 350 0
 1371 060e 40E2      		ldi r20,lo8(32)
 1372 0610 50E0      		ldi r21,0
 1373 0612 60E0      		ldi r22,lo8(msgFrame+1)
 1374 0614 70E0      		ldi r23,hi8(msgFrame+1)
 1375 0616 80E0      		ldi r24,lo8(statistics_buffer)
 1376 0618 90E0      		ldi r25,hi8(statistics_buffer)
 1377 061a 0E94 0000 		call toHexBuffer
 351:ServerTDMA.c  **** 	printf("Collab Buffer: %s\n", statistics_buffer);
 1378               		.loc 6 351 0
 1379 061e 80E0      		ldi r24,lo8(statistics_buffer)
 1380 0620 90E0      		ldi r25,hi8(statistics_buffer)
 1381 0622 892F      		mov r24,r25
 1382 0624 8F93      		push r24
 1383 0626 80E0      		ldi r24,lo8(statistics_buffer)
 1384 0628 90E0      		ldi r25,hi8(statistics_buffer)
 1385 062a 8F93      		push r24
 1386 062c 80E0      		ldi r24,lo8(.LC9)
 1387 062e 90E0      		ldi r25,hi8(.LC9)
 1388 0630 892F      		mov r24,r25
 1389 0632 8F93      		push r24
 1390 0634 80E0      		ldi r24,lo8(.LC9)
 1391 0636 90E0      		ldi r25,hi8(.LC9)
 1392 0638 8F93      		push r24
 1393 063a 0E94 0000 		call printf
 1394 063e 0F90      		pop __tmp_reg__
 1395 0640 0F90      		pop __tmp_reg__
 1396 0642 0F90      		pop __tmp_reg__
 1397 0644 0F90      		pop __tmp_reg__
 352:ServerTDMA.c  **** #else
 353:ServerTDMA.c  **** 	printf("\n%d,", server_turn++);
 354:ServerTDMA.c  **** 	energy_prepare_next_turn();
 355:ServerTDMA.c  **** 	solver_prepare_next_turn();
 356:ServerTDMA.c  **** 	energy_get_collab_vector(msgFrame.beacon.collab_vector);
 357:ServerTDMA.c  **** 	uint8_t aux_connected = energy_get_connected_vector(aux_buffer);
 358:ServerTDMA.c  **** 	toHexBuffer(statistics_buffer, aux_buffer, N_MOTES_COLLAB_MAX);
 359:ServerTDMA.c  **** 	printf("%d, %s,", aux_connected, statistics_buffer);
 360:ServerTDMA.c  **** 
 361:ServerTDMA.c  **** 	toHexBuffer(statistics_buffer, msgFrame.beacon.collab_vector, N_COLLAB_VECTOR);
 362:ServerTDMA.c  **** 	printf("%s,", statistics_buffer);
 363:ServerTDMA.c  **** #endif
 364:ServerTDMA.c  **** 	
 365:ServerTDMA.c  **** 	NWK_DataReq(&msgReq);
 1398               		.loc 6 365 0
 1399 0646 80E0      		ldi r24,lo8(msgReq)
 1400 0648 90E0      		ldi r25,hi8(msgReq)
 1401 064a 0E94 0000 		call NWK_DataReq
 366:ServerTDMA.c  **** #else
 367:ServerTDMA.c  **** 	if(connected)
 368:ServerTDMA.c  **** 	{
 369:ServerTDMA.c  **** 		// Utiliza o SLOT do TDMA para enviar dados somente apos conectar com o Coordenador
 370:ServerTDMA.c  **** 		NWK_DataReq(&msgReq);
 371:ServerTDMA.c  **** 	}
 372:ServerTDMA.c  **** 	else
 373:ServerTDMA.c  **** 	{
 374:ServerTDMA.c  **** 		NWK_DataReq(&msgReqConnection);
 375:ServerTDMA.c  **** 	}
 376:ServerTDMA.c  **** #endif
 377:ServerTDMA.c  **** }
 1402               		.loc 6 377 0
 1403 064e 0000      		nop
 1404               	/* epilogue start */
 1405 0650 2A96      		adiw r28,10
 1406 0652 0FB6      		in __tmp_reg__,__SREG__
 1407 0654 F894      		cli
 1408 0656 DEBF      		out __SP_H__,r29
 1409 0658 0FBE      		out __SREG__,__tmp_reg__
 1410 065a CDBF      		out __SP_L__,r28
 1411 065c DF91      		pop r29
 1412 065e CF91      		pop r28
 1413 0660 0895      		ret
 1414               		.cfi_endproc
 1415               	.LFE136:
 1418               	appDataInd:
 1419               	.LFB137:
 378:ServerTDMA.c  **** static bool appDataInd(NWK_DataInd_t *ind)
 379:ServerTDMA.c  **** {
 1420               		.loc 6 379 0
 1421               		.cfi_startproc
 1422 0662 CF93      		push r28
 1423               	.LCFI55:
 1424               		.cfi_def_cfa_offset 3
 1425               		.cfi_offset 28, -2
 1426 0664 DF93      		push r29
 1427               	.LCFI56:
 1428               		.cfi_def_cfa_offset 4
 1429               		.cfi_offset 29, -3
 1430 0666 CDB7      		in r28,__SP_L__
 1431 0668 DEB7      		in r29,__SP_H__
 1432               	.LCFI57:
 1433               		.cfi_def_cfa_register 28
 1434 066a 2B97      		sbiw r28,11
 1435               	.LCFI58:
 1436               		.cfi_def_cfa_offset 15
 1437 066c 0FB6      		in __tmp_reg__,__SREG__
 1438 066e F894      		cli
 1439 0670 DEBF      		out __SP_H__,r29
 1440 0672 0FBE      		out __SREG__,__tmp_reg__
 1441 0674 CDBF      		out __SP_L__,r28
 1442               	/* prologue: function */
 1443               	/* frame size = 11 */
 1444               	/* stack size = 13 */
 1445               	.L__stack_usage = 13
 1446 0676 9B87      		std Y+11,r25
 1447 0678 8A87      		std Y+10,r24
 1448 067a 85E2      		ldi r24,lo8(37)
 1449 067c 8B83      		std Y+3,r24
 1450 067e 8B81      		ldd r24,Y+3
 1451 0680 8C83      		std Y+4,r24
 1452 0682 8C81      		ldd r24,Y+4
 1453 0684 8D83      		std Y+5,r24
 1454               	.LBB90:
 1455               	.LBB91:
 1456               	.LBB92:
 1457               	.LBB93:
 1458               	.LBB94:
 1459               	.LBB95:
 179:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 1460               		.loc 7 179 0
 1461 0686 8D81      		ldd r24,Y+5
 1462 0688 8695      		lsr r24
 1463 068a 8695      		lsr r24
 1464 068c 8695      		lsr r24
 1465 068e 8E83      		std Y+6,r24
 1466               	.LBB96:
 1467               	.LBB97:
 170:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 1468               		.loc 7 170 0
 1469 0690 8E81      		ldd r24,Y+6
 1470 0692 282F      		mov r18,r24
 1471 0694 30E0      		ldi r19,0
 1472 0696 C901      		movw r24,r18
 1473 0698 880F      		lsl r24
 1474 069a 991F      		rol r25
 1475 069c 820F      		add r24,r18
 1476 069e 931F      		adc r25,r19
 169:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	       (port * IOPORT_PORT_OFFSET)));
 1477               		.loc 7 169 0
 1478 06a0 8096      		adiw r24,32
 1479               	.LBE97:
 1480               	.LBE96:
 1481               	.LBE95:
 1482               	.LBE94:
 290:../../../platform/common/services/ioport/mega_rf/ioport.h **** 					(pin)));
 291:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	}
 292:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 293:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 294:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 295:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief : Set port multiple pins level to high or low.
 296:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param port GPIO port to configure  e.g. IOPORT_PORTB
 297:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param: mask Pin mask of pins to configure.
 298:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param: level high/low
 299:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 300:../../../platform/common/services/ioport/mega_rf/ioport.h **** __always_inline static void arch_ioport_set_port_level(ioport_port_t port,
 301:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		ioport_port_mask_t mask, ioport_port_mask_t level)
 302:../../../platform/common/services/ioport/mega_rf/ioport.h **** {
 303:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	PORT_t *base = arch_ioport_port_to_base(port);
 304:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 305:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	if (level) {
 306:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		base->PORTDATA |= mask;
 307:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	} else {
 308:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		base->PORTDATA &= ~mask;
 309:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	}
 310:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 311:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 312:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 313:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief : Get pin level of pin.
 314:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 315:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \return: level high/low
 316:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 317:../../../platform/common/services/ioport/mega_rf/ioport.h **** __always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
 318:../../../platform/common/services/ioport/mega_rf/ioport.h **** {
 319:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	PORT_t *base = arch_ioport_pin_to_base(pin);
 320:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	return base->PINCRL & arch_ioport_pin_to_mask(pin);
 321:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 322:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 323:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 324:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief : Get multiple pins level of single port.
 325:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param port GPIO port to configure  e.g. IOPORT_PORTB
 326:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param mask Pin mask of pins to read data.
 327:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \return: 8 bit value based on level voltage on pins.
 328:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 329:../../../platform/common/services/ioport/mega_rf/ioport.h **** __always_inline static ioport_port_mask_t arch_ioport_get_port_level(
 330:../../../platform/common/services/ioport/mega_rf/ioport.h **** 		ioport_port_t port, ioport_port_mask_t mask)
 331:../../../platform/common/services/ioport/mega_rf/ioport.h **** {
 332:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	PORT_t *base = arch_ioport_port_to_base(port);
 333:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 334:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	return (base->PINCRL & mask);
 335:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 336:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 337:../../../platform/common/services/ioport/mega_rf/ioport.h **** /**
 338:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \brief : To toggle the pin
 339:../../../platform/common/services/ioport/mega_rf/ioport.h ****  * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 340:../../../platform/common/services/ioport/mega_rf/ioport.h ****  */
 341:../../../platform/common/services/ioport/mega_rf/ioport.h **** __always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
 342:../../../platform/common/services/ioport/mega_rf/ioport.h **** {
 343:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	PORT_t *base = arch_ioport_pin_to_base(pin);
 1483               		.loc 7 343 0
 1484 06a2 9887      		std Y+8,r25
 1485 06a4 8F83      		std Y+7,r24
 1486 06a6 8C81      		ldd r24,Y+4
 1487 06a8 8987      		std Y+9,r24
 1488               	.LBB98:
 1489               	.LBB99:
 189:../../../platform/common/services/ioport/mega_rf/ioport.h **** }
 1490               		.loc 7 189 0
 1491 06aa 8985      		ldd r24,Y+9
 1492 06ac 882F      		mov r24,r24
 1493 06ae 90E0      		ldi r25,0
 1494 06b0 9C01      		movw r18,r24
 1495 06b2 2770      		andi r18,7
 1496 06b4 3327      		clr r19
 1497 06b6 81E0      		ldi r24,lo8(1)
 1498 06b8 90E0      		ldi r25,0
 1499 06ba 00C0      		rjmp 2f
 1500               		1:
 1501 06bc 880F      		lsl r24
 1502 06be 991F      		rol r25
 1503               		2:
 1504 06c0 2A95      		dec r18
 1505 06c2 02F4      		brpl 1b
 1506 06c4 282F      		mov r18,r24
 1507               	.LBE99:
 1508               	.LBE98:
 344:../../../platform/common/services/ioport/mega_rf/ioport.h **** 
 345:../../../platform/common/services/ioport/mega_rf/ioport.h **** 	base->PINCRL = arch_ioport_pin_to_mask(pin);
 1509               		.loc 7 345 0
 1510 06c6 8F81      		ldd r24,Y+7
 1511 06c8 9885      		ldd r25,Y+8
 1512 06ca FC01      		movw r30,r24
 1513 06cc 2083      		st Z,r18
 1514               	.LBE93:
 1515               	.LBE92:
 1516               	.LBE91:
 1517               	.LBE90:
 380:ServerTDMA.c  **** #if (LED_COUNT > 0)
 381:ServerTDMA.c  **** 	LED_Toggle(LED_BLINK);
 382:ServerTDMA.c  **** 	//LED_Off(LED_DATA);
 383:ServerTDMA.c  **** #endif
 384:ServerTDMA.c  **** 	energy_receive_statistics(ind);
 1518               		.loc 6 384 0
 1519 06ce 8A85      		ldd r24,Y+10
 1520 06d0 9B85      		ldd r25,Y+11
 1521 06d2 0E94 0000 		call energy_receive_statistics
 385:ServerTDMA.c  **** 	solver_received_data_frame(ind);
 1522               		.loc 6 385 0
 1523 06d6 8A85      		ldd r24,Y+10
 1524 06d8 9B85      		ldd r25,Y+11
 1525 06da 0E94 0000 		call solver_received_data_frame
 386:ServerTDMA.c  **** 
 387:ServerTDMA.c  **** 	AppMessageFrame_t*	frame_struct	= (AppMessageFrame_t*) ind->data;
 1526               		.loc 6 387 0
 1527 06de 8A85      		ldd r24,Y+10
 1528 06e0 9B85      		ldd r25,Y+11
 1529 06e2 FC01      		movw r30,r24
 1530 06e4 8781      		ldd r24,Z+7
 1531 06e6 9085      		ldd r25,Z+8
 1532 06e8 9A83      		std Y+2,r25
 1533 06ea 8983      		std Y+1,r24
 388:ServerTDMA.c  **** 
 389:ServerTDMA.c  **** 	if(frame_struct->frameType == MSG_STATE_CONNECTION)
 1534               		.loc 6 389 0
 1535 06ec 8981      		ldd r24,Y+1
 1536 06ee 9A81      		ldd r25,Y+2
 1537 06f0 FC01      		movw r30,r24
 1538 06f2 8081      		ld r24,Z
 1539 06f4 8330      		cpi r24,lo8(3)
 1540 06f6 01F4      		brne .L46
 390:ServerTDMA.c  **** 	{
 391:ServerTDMA.c  **** #if (APP_COORDINATOR)
 392:ServerTDMA.c  **** 		// No coordenador, responder ao pedido de conexo.
 393:ServerTDMA.c  **** 		msgReqConnection.dstAddr = ind->srcAddr;
 1541               		.loc 6 393 0
 1542 06f8 8A85      		ldd r24,Y+10
 1543 06fa 9B85      		ldd r25,Y+11
 1544 06fc FC01      		movw r30,r24
 1545 06fe 8081      		ld r24,Z
 1546 0700 9181      		ldd r25,Z+1
 1547 0702 9093 0000 		sts msgReqConnection+5+1,r25
 1548 0706 8093 0000 		sts msgReqConnection+5,r24
 394:ServerTDMA.c  **** 		NWK_DataReq(&msgReqConnection);
 1549               		.loc 6 394 0
 1550 070a 80E0      		ldi r24,lo8(msgReqConnection)
 1551 070c 90E0      		ldi r25,hi8(msgReqConnection)
 1552 070e 0E94 0000 		call NWK_DataReq
 1553               	.L46:
 395:ServerTDMA.c  **** #else
 396:ServerTDMA.c  **** 		// No cliente, indicao de conexo aceita e que os dados podem ser enviados.
 397:ServerTDMA.c  **** 		connected				= true;
 398:ServerTDMA.c  **** #endif
 399:ServerTDMA.c  **** 	}
 400:ServerTDMA.c  **** 
 401:ServerTDMA.c  **** 	return true;
 1554               		.loc 6 401 0
 1555 0712 81E0      		ldi r24,lo8(1)
 1556               	/* epilogue start */
 402:ServerTDMA.c  **** }
 1557               		.loc 6 402 0
 1558 0714 2B96      		adiw r28,11
 1559 0716 0FB6      		in __tmp_reg__,__SREG__
 1560 0718 F894      		cli
 1561 071a DEBF      		out __SP_H__,r29
 1562 071c 0FBE      		out __SREG__,__tmp_reg__
 1563 071e CDBF      		out __SP_L__,r28
 1564 0720 DF91      		pop r29
 1565 0722 CF91      		pop r28
 1566 0724 0895      		ret
 1567               		.cfi_endproc
 1568               	.LFE137:
 1571               	appInit:
 1572               	.LFB138:
 403:ServerTDMA.c  **** static void appInit(void)
 404:ServerTDMA.c  **** {
 1573               		.loc 6 404 0
 1574               		.cfi_startproc
 1575 0726 CF93      		push r28
 1576               	.LCFI59:
 1577               		.cfi_def_cfa_offset 3
 1578               		.cfi_offset 28, -2
 1579 0728 DF93      		push r29
 1580               	.LCFI60:
 1581               		.cfi_def_cfa_offset 4
 1582               		.cfi_offset 29, -3
 1583 072a CDB7      		in r28,__SP_L__
 1584 072c DEB7      		in r29,__SP_H__
 1585               	.LCFI61:
 1586               		.cfi_def_cfa_register 28
 1587               	/* prologue: function */
 1588               	/* frame size = 0 */
 1589               	/* stack size = 2 */
 1590               	.L__stack_usage = 2
 405:ServerTDMA.c  **** 	/*
 406:ServerTDMA.c  **** 	NWK_SetAddr(APP_ADDR);
 407:ServerTDMA.c  **** 	NWK_SetPanId(APP_PANID);
 408:ServerTDMA.c  **** 	PHY_SetChannel(APP_CHANNEL);
 409:ServerTDMA.c  **** 	PHY_SetRxState(true);
 410:ServerTDMA.c  **** 
 411:ServerTDMA.c  **** #if (LED_COUNT > 0)
 412:ServerTDMA.c  **** 	LED_On(LED_NETWORK);
 413:ServerTDMA.c  **** #endif
 414:ServerTDMA.c  **** 
 415:ServerTDMA.c  **** #ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
 416:ServerTDMA.c  **** 	srand(PHY_RandomReq());
 417:ServerTDMA.c  **** #endif
 418:ServerTDMA.c  **** 
 419:ServerTDMA.c  **** 	tmrBlinkData.interval		= 50;
 420:ServerTDMA.c  **** 	tmrBlinkData.mode			= SYS_TIMER_INTERVAL_MODE;
 421:ServerTDMA.c  **** 	tmrBlinkData.handler		= tmrBlinkDataHandler;
 422:ServerTDMA.c  **** 
 423:ServerTDMA.c  **** 	msgFrameConnection.frameType = MSG_STATE_CONNECTION;
 424:ServerTDMA.c  **** 
 425:ServerTDMA.c  **** 	msgReqConnection.dstAddr	= BROADCAST;
 426:ServerTDMA.c  **** 	msgReqConnection.dstEndpoint = APP_DATA_ENDPOINT;
 427:ServerTDMA.c  **** 	msgReqConnection.srcEndpoint = APP_DATA_ENDPOINT;
 428:ServerTDMA.c  **** 	msgReqConnection.options	= NWK_OPT_LINK_LOCAL;
 429:ServerTDMA.c  **** 	msgReqConnection.data		= (uint8_t *)&msgFrameConnection;
 430:ServerTDMA.c  **** 	msgReqConnection.size		= sizeof(MsgState_t);
 431:ServerTDMA.c  **** 	msgReqConnection.confirm	= NULL;
 432:ServerTDMA.c  **** 
 433:ServerTDMA.c  **** #if (APP_COORDINATOR)
 434:ServerTDMA.c  **** 	server_turn					= 1;
 435:ServerTDMA.c  **** 
 436:ServerTDMA.c  **** 	NWK_OpenEndpoint(APP_DATA_ENDPOINT, appDataInd);
 437:ServerTDMA.c  **** 
 438:ServerTDMA.c  **** 	msgFrame.frameType			= MSG_STATE_BEACON;
 439:ServerTDMA.c  **** 
 440:ServerTDMA.c  **** 	msgReq.dstAddr				= BROADCAST;
 441:ServerTDMA.c  **** 	msgReq.dstEndpoint			= APP_BEACON_ENDPOINT;
 442:ServerTDMA.c  **** 	msgReq.srcEndpoint			= APP_BEACON_ENDPOINT;
 443:ServerTDMA.c  **** 	msgReq.options				= NWK_OPT_BEACON;
 444:ServerTDMA.c  **** 	msgReq.data					= (uint8_t *)&msgFrame;
 445:ServerTDMA.c  **** 	msgReq.size					= sizeof(MsgState_t) + sizeof(AppMessageBeacon_t);
 446:ServerTDMA.c  **** 	msgReq.confirm				= NULL;
 447:ServerTDMA.c  **** 
 448:ServerTDMA.c  **** #if (MASTER_MACSC == 1)
 449:ServerTDMA.c  **** 	/*
 450:ServerTDMA.c  **** 	 * Configure interrupts callback functions
 451:ServerTDMA.c  **** 	 * overflow interrupt, compare 1,2,3 interrupts
 452:ServerTDMA.c  **** 	 */
 453:ServerTDMA.c  **** 	//macsc_set_cmp1_int_cb(tdma_server_beacon);
 454:ServerTDMA.c  **** 	//macsc_set_cmp2_int_cb(tdma_server_statistics);
 455:ServerTDMA.c  **** 
 456:ServerTDMA.c  **** 	/*
 457:ServerTDMA.c  **** 	 * Configure MACSC to generate compare interrupts from channels 1,2,3
 458:ServerTDMA.c  **** 	 * Set compare mode to absolute, set compare value.
 459:ServerTDMA.c  **** 	 */
 460:ServerTDMA.c  **** 	/*
 461:ServerTDMA.c  **** 	macsc_enable_manual_bts();
 462:ServerTDMA.c  **** 	macsc_enable_cmp_int(MACSC_CC1);
 463:ServerTDMA.c  **** 	macsc_use_cmp(MACSC_RELATIVE_CMP, BEACON_INTERVAL_BI, MACSC_CC1);
 464:ServerTDMA.c  **** 	macsc_enable_cmp_int(MACSC_CC2);
 465:ServerTDMA.c  **** 	macsc_use_cmp(MACSC_RELATIVE_CMP, (SUPERFRAME_DURATION_SD * 3), MACSC_CC2);
 466:ServerTDMA.c  **** #else
 467:ServerTDMA.c  **** 	tmrBeaconInterval.interval	= (BEACON_INTERVAL_BI * SYMBOL_TIME) * 1000;
 468:ServerTDMA.c  **** 	tmrBeaconInterval.mode		= SYS_TIMER_PERIODIC_MODE;
 469:ServerTDMA.c  **** 	tmrBeaconInterval.handler	= tmr_tdma_server_beacon;
 470:ServerTDMA.c  **** 
 471:ServerTDMA.c  **** 	tmrComputeData.interval		= ((SUPERFRAME_DURATION_SD * 3) * SYMBOL_TIME) * 1000;
 472:ServerTDMA.c  **** 	tmrComputeData.mode			= SYS_TIMER_INTERVAL_MODE;
 473:ServerTDMA.c  **** 	tmrComputeData.handler		= tmr_tdma_server_statistics;
 474:ServerTDMA.c  **** 	
 475:ServerTDMA.c  **** 	SYS_TimerStart(&tmrBeaconInterval);
 476:ServerTDMA.c  **** #endif
 477:ServerTDMA.c  **** #else
 478:ServerTDMA.c  **** 	connected					= false;
 479:ServerTDMA.c  **** 	i_am_collab_dev				= false;
 480:ServerTDMA.c  **** 	i_am_collab_slot			= 0;
 481:ServerTDMA.c  **** 	i_am_collab_turn			= 0;
 482:ServerTDMA.c  **** 
 483:ServerTDMA.c  **** 	NWK_OpenEndpoint(APP_BEACON_ENDPOINT, appBeaconInd);
 484:ServerTDMA.c  **** 	NWK_OpenEndpoint(APP_DATA_ENDPOINT, appDataInd);
 485:ServerTDMA.c  **** 
 486:ServerTDMA.c  **** 	msgFrame.frameType			= MSG_STATE_DATA;
 487:ServerTDMA.c  **** 
 488:ServerTDMA.c  **** 	msgReq.dstAddr				= BROADCAST;
 489:ServerTDMA.c  **** 	msgReq.dstEndpoint			= APP_DATA_ENDPOINT;
 490:ServerTDMA.c  **** 	msgReq.srcEndpoint			= APP_DATA_ENDPOINT;
 491:ServerTDMA.c  **** 	msgReq.options				= NWK_OPT_LINK_LOCAL;
 492:ServerTDMA.c  **** 	msgReq.data					= (uint8_t *)&msgFrame;
 493:ServerTDMA.c  **** 	msgReq.size					= sizeof(MsgState_t) + sizeof(AppMessageData_t);
 494:ServerTDMA.c  **** 	msgReq.confirm				= tdma_job_conf;
 495:ServerTDMA.c  **** 
 496:ServerTDMA.c  **** 	msgFrameCollab.frameType	= MSG_STATE_ENCODED_DATA;
 497:ServerTDMA.c  **** 	*/
 498:ServerTDMA.c  **** 	// collab.coefficients must be populated with solver_encode_messages() method before call send Fra
 499:ServerTDMA.c  **** 	// collab.data_vector must be populated with solver_encode_messages() method before call send Fram
 500:ServerTDMA.c  **** /*
 501:ServerTDMA.c  **** 	msgReqCollab.dstAddr		= APP_PAN_ADDR;
 502:ServerTDMA.c  **** 	msgReqCollab.dstEndpoint	= APP_DATA_ENDPOINT;
 503:ServerTDMA.c  **** 	msgReqCollab.srcEndpoint	= APP_DATA_ENDPOINT;
 504:ServerTDMA.c  **** 	msgReqCollab.options		= NWK_OPT_LINK_LOCAL;
 505:ServerTDMA.c  **** 	msgReqCollab.data			= (uint8_t *) &msgFrameCollab;
 506:ServerTDMA.c  **** 	msgReqCollab.size			= sizeof(MsgState_t) + sizeof(AppMessageCollab_t);
 507:ServerTDMA.c  **** 	msgReqCollab.confirm		= tdma_job_conf;
 508:ServerTDMA.c  **** */
 509:ServerTDMA.c  **** 	/*
 510:ServerTDMA.c  **** 	 * Configure interrupts callback functions
 511:ServerTDMA.c  **** 	 * overflow interrupt, compare 1,2,3 interrupts
 512:ServerTDMA.c  **** 	 */
 513:ServerTDMA.c  **** 	/*
 514:ServerTDMA.c  **** 	macsc_set_cmp1_int_cb(tdma_client_turn);		// Wake-up, wait beacon (synchronize)
 515:ServerTDMA.c  **** 	macsc_set_cmp2_int_cb(tdma_client_job);			// Do job & Sleep
 516:ServerTDMA.c  **** 	macsc_set_cmp3_int_cb(tdma_collaborate_fase);	// Do Collaborate
 517:ServerTDMA.c  **** */
 518:ServerTDMA.c  **** 	/*
 519:ServerTDMA.c  **** 	 * Configure MACSC to generate compare interrupts from channels 1,2,3
 520:ServerTDMA.c  **** 	 * Set compare mode to absolute,set compare value.
 521:ServerTDMA.c  **** 	 */
 522:ServerTDMA.c  **** 	/*
 523:ServerTDMA.c  **** 	macsc_enable_auto_ts();
 524:ServerTDMA.c  **** 	macsc_enable_cmp_int(MACSC_CC1);
 525:ServerTDMA.c  **** 	macsc_use_cmp(MACSC_RELATIVE_CMP, BEACON_INTERVAL_BI - TDMA_FIRST_SLOT, MACSC_CC1);
 526:ServerTDMA.c  **** 	
 527:ServerTDMA.c  **** 	macsc_enable_cmp_int(MACSC_CC2);
 528:ServerTDMA.c  **** 	macsc_use_cmp(MACSC_RELATIVE_CMP, TDMA_FIRST_SLOT * APP_ADDR, MACSC_CC2);
 529:ServerTDMA.c  **** #endif
 530:ServerTDMA.c  **** */
 531:ServerTDMA.c  **** 	tmrSendData.interval = 2500;
 1591               		.loc 6 531 0
 1592 072e 84EC      		ldi r24,lo8(-60)
 1593 0730 99E0      		ldi r25,lo8(9)
 1594 0732 A0E0      		ldi r26,0
 1595 0734 B0E0      		ldi r27,0
 1596 0736 8093 0000 		sts tmrSendData+6,r24
 1597 073a 9093 0000 		sts tmrSendData+6+1,r25
 1598 073e A093 0000 		sts tmrSendData+6+2,r26
 1599 0742 B093 0000 		sts tmrSendData+6+3,r27
 532:ServerTDMA.c  ****   tmrSendData.mode = SYS_TIMER_PERIODIC_MODE;
 1600               		.loc 6 532 0
 1601 0746 81E0      		ldi r24,lo8(1)
 1602 0748 8093 0000 		sts tmrSendData+10,r24
 533:ServerTDMA.c  ****   tmrSendData.handler = tmrSendDataHandler;
 1603               		.loc 6 533 0
 1604 074c 80E0      		ldi r24,lo8(gs(tmrSendDataHandler))
 1605 074e 90E0      		ldi r25,hi8(gs(tmrSendDataHandler))
 1606 0750 9093 0000 		sts tmrSendData+11+1,r25
 1607 0754 8093 0000 		sts tmrSendData+11,r24
 534:ServerTDMA.c  ****   SYS_TimerStart(&tmrSendData);
 1608               		.loc 6 534 0
 1609 0758 80E0      		ldi r24,lo8(tmrSendData)
 1610 075a 90E0      		ldi r25,hi8(tmrSendData)
 1611 075c 0E94 0000 		call SYS_TimerStart
 535:ServerTDMA.c  **** 
 536:ServerTDMA.c  **** }
 1612               		.loc 6 536 0
 1613 0760 0000      		nop
 1614               	/* epilogue start */
 1615 0762 DF91      		pop r29
 1616 0764 CF91      		pop r28
 1617 0766 0895      		ret
 1618               		.cfi_endproc
 1619               	.LFE138:
 1622               	APP_TaskHandler:
 1623               	.LFB139:
 537:ServerTDMA.c  **** /*************************************************************************//**
 538:ServerTDMA.c  **** *****************************************************************************/
 539:ServerTDMA.c  **** static void APP_TaskHandler(void)
 540:ServerTDMA.c  **** {
 1624               		.loc 6 540 0
 1625               		.cfi_startproc
 1626 0768 CF93      		push r28
 1627               	.LCFI62:
 1628               		.cfi_def_cfa_offset 3
 1629               		.cfi_offset 28, -2
 1630 076a DF93      		push r29
 1631               	.LCFI63:
 1632               		.cfi_def_cfa_offset 4
 1633               		.cfi_offset 29, -3
 1634 076c CDB7      		in r28,__SP_L__
 1635 076e DEB7      		in r29,__SP_H__
 1636               	.LCFI64:
 1637               		.cfi_def_cfa_register 28
 1638               	/* prologue: function */
 1639               	/* frame size = 0 */
 1640               	/* stack size = 2 */
 1641               	.L__stack_usage = 2
 541:ServerTDMA.c  **** 	switch (appState)
 1642               		.loc 6 541 0
 1643 0770 8091 0000 		lds r24,appState
 1644 0774 882F      		mov r24,r24
 1645 0776 90E0      		ldi r25,0
 1646 0778 892B      		or r24,r25
 1647 077a 01F0      		breq .L51
 542:ServerTDMA.c  **** 	{
 543:ServerTDMA.c  **** 		/*
 544:ServerTDMA.c  **** #if (APP_COORDINATOR)
 545:ServerTDMA.c  **** 		case APP_STATE_SERVER_STATISTICS:
 546:ServerTDMA.c  **** 		{
 547:ServerTDMA.c  **** 			server_statistics();
 548:ServerTDMA.c  **** 			break;
 549:ServerTDMA.c  **** 		}
 550:ServerTDMA.c  **** #endif
 551:ServerTDMA.c  **** 		case APP_STATE_SEND:
 552:ServerTDMA.c  **** 		{
 553:ServerTDMA.c  **** 			appSendData();
 554:ServerTDMA.c  **** 			appState			= APP_STATE_SEND_BUSY_DATA;
 555:ServerTDMA.c  **** 			break;
 556:ServerTDMA.c  **** 		}
 557:ServerTDMA.c  **** #if (APP_ENDDEVICE)
 558:ServerTDMA.c  **** 		case APP_STATE_WAKEUP_AND_SEND:
 559:ServerTDMA.c  **** 		{
 560:ServerTDMA.c  **** 			NWK_WakeupReq();
 561:ServerTDMA.c  **** #if (LED_COUNT > 0)
 562:ServerTDMA.c  **** 			LED_On(LED_NETWORK);
 563:ServerTDMA.c  **** #endif
 564:ServerTDMA.c  **** 			appState			= APP_STATE_SEND;
 565:ServerTDMA.c  **** 			break;
 566:ServerTDMA.c  **** 		}
 567:ServerTDMA.c  **** 		case APP_STATE_WAKEUP_AND_COLLAB:
 568:ServerTDMA.c  **** 		{
 569:ServerTDMA.c  **** 			NWK_WakeupReq();
 570:ServerTDMA.c  **** #if (LED_COUNT > 0)
 571:ServerTDMA.c  **** 			LED_On(LED_NETWORK);
 572:ServerTDMA.c  **** #endif
 573:ServerTDMA.c  **** 			appState			= APP_STATE_DO_COMPRESS;
 574:ServerTDMA.c  **** 			break;
 575:ServerTDMA.c  **** 		}
 576:ServerTDMA.c  **** 		case APP_STATE_WAKEUP_AND_SEND_COLLAB:
 577:ServerTDMA.c  **** 		{
 578:ServerTDMA.c  **** 			NWK_WakeupReq();
 579:ServerTDMA.c  **** #if (LED_COUNT > 0)
 580:ServerTDMA.c  **** 			LED_On(LED_NETWORK);
 581:ServerTDMA.c  **** #endif
 582:ServerTDMA.c  **** 			appState			= APP_STATE_SEND_COLLAB;
 583:ServerTDMA.c  **** 			break;
 584:ServerTDMA.c  **** 		}
 585:ServerTDMA.c  **** 		case APP_STATE_WAKEUP_AND_WAIT:
 586:ServerTDMA.c  **** 		{
 587:ServerTDMA.c  **** 			NWK_WakeupReq();
 588:ServerTDMA.c  **** #if (LED_COUNT > 0)
 589:ServerTDMA.c  **** 	LED_On(LED_NETWORK);
 590:ServerTDMA.c  **** #endif
 591:ServerTDMA.c  **** 			appState			= APP_STATE_IDLE;
 592:ServerTDMA.c  **** 			break;
 593:ServerTDMA.c  **** 		}
 594:ServerTDMA.c  **** 		case APP_STATE_SEND_PREPARE:
 595:ServerTDMA.c  **** 		{
 596:ServerTDMA.c  **** 			appSendPrepare();
 597:ServerTDMA.c  **** 			if(i_am_collab_dev)
 598:ServerTDMA.c  **** 			{
 599:ServerTDMA.c  **** 				LED_On(LED_BLINK);
 600:ServerTDMA.c  **** 				appState		= APP_STATE_RECEIVE_COLLAB;
 601:ServerTDMA.c  **** 			}
 602:ServerTDMA.c  **** 			else
 603:ServerTDMA.c  **** 			{
 604:ServerTDMA.c  **** 				appState		= APP_STATE_SLEEP_PREPARE;
 605:ServerTDMA.c  **** 			}
 606:ServerTDMA.c  **** 			break;
 607:ServerTDMA.c  **** 		}
 608:ServerTDMA.c  **** 		case APP_STATE_DO_COMPRESS:
 609:ServerTDMA.c  **** 		{
 610:ServerTDMA.c  **** 			appCollabPrepare();
 611:ServerTDMA.c  **** 			appState			= APP_STATE_SLEEP_PREPARE;
 612:ServerTDMA.c  **** 			break;
 613:ServerTDMA.c  **** 		}
 614:ServerTDMA.c  **** 		case APP_STATE_SEND_COLLAB:
 615:ServerTDMA.c  **** 		{
 616:ServerTDMA.c  **** 			appSendCollab();
 617:ServerTDMA.c  **** 			appState			= APP_STATE_SEND_BUSY_COLLAB;
 618:ServerTDMA.c  **** 			break;
 619:ServerTDMA.c  **** 		}
 620:ServerTDMA.c  **** 		case APP_STATE_SLEEP_PREPARE:
 621:ServerTDMA.c  **** 		{
 622:ServerTDMA.c  **** 			if(!NWK_Busy())
 623:ServerTDMA.c  **** 			{
 624:ServerTDMA.c  **** 				irqflags_t flags = cpu_irq_save();
 625:ServerTDMA.c  **** 				NWK_SleepReq();
 626:ServerTDMA.c  **** 				appState		= APP_STATE_SLEEP;
 627:ServerTDMA.c  **** 				cpu_irq_restore(flags);
 628:ServerTDMA.c  **** 			}
 629:ServerTDMA.c  **** 			break;
 630:ServerTDMA.c  **** 		}
 631:ServerTDMA.c  **** 		case APP_STATE_SLEEP:
 632:ServerTDMA.c  **** 		{
 633:ServerTDMA.c  **** #if (LED_COUNT > 0)
 634:ServerTDMA.c  **** 	LED_Off(LED_NETWORK);
 635:ServerTDMA.c  **** 	LED_Off(LED_DATA);
 636:ServerTDMA.c  **** 	LED_Off(LED_BLINK);
 637:ServerTDMA.c  **** #endif
 638:ServerTDMA.c  **** 			sleep_enable();
 639:ServerTDMA.c  **** 			sleep_enter();
 640:ServerTDMA.c  **** 			sleep_disable();
 641:ServerTDMA.c  **** 			break;
 642:ServerTDMA.c  **** 		}
 643:ServerTDMA.c  **** #endif
 644:ServerTDMA.c  **** */
 645:ServerTDMA.c  **** 		case APP_STATE_INITIAL:
 646:ServerTDMA.c  **** 		{
 647:ServerTDMA.c  **** 			//energy_init();
 648:ServerTDMA.c  **** 			//solver_init();
 649:ServerTDMA.c  **** 			appInit();
 650:ServerTDMA.c  **** 			appState			= APP_STATE_IDLE;
 651:ServerTDMA.c  **** 			break;
 652:ServerTDMA.c  **** 		}
 653:ServerTDMA.c  **** 		default:
 654:ServerTDMA.c  **** 		{
 655:ServerTDMA.c  **** 			break;
 1648               		.loc 6 655 0
 1649 077c 00C0      		rjmp .L52
 1650               	.L51:
 649:ServerTDMA.c  **** 			appState			= APP_STATE_IDLE;
 1651               		.loc 6 649 0
 1652 077e 0E94 0000 		call appInit
 650:ServerTDMA.c  **** 			break;
 1653               		.loc 6 650 0
 1654 0782 81E0      		ldi r24,lo8(1)
 1655 0784 8093 0000 		sts appState,r24
 651:ServerTDMA.c  **** 		}
 1656               		.loc 6 651 0
 1657 0788 0000      		nop
 1658               	.L52:
 656:ServerTDMA.c  **** 		}
 657:ServerTDMA.c  **** 	}
 658:ServerTDMA.c  **** }
 1659               		.loc 6 658 0
 1660 078a 0000      		nop
 1661               	/* epilogue start */
 1662 078c DF91      		pop r29
 1663 078e CF91      		pop r28
 1664 0790 0895      		ret
 1665               		.cfi_endproc
 1666               	.LFE139:
 1668               		.section	.rodata
 1669               	.LC0:
 1670 0074 00        		.byte	0
 1671 0075 C2        		.byte	-62
 1672 0076 01        		.byte	1
 1673 0077 00        		.byte	0
 1674 0078 03        		.byte	3
 1675 0079 00        		.byte	0
 1676 007a 00        		.byte	0
 1677               		.text
 1678               	.global	main
 1680               	main:
 1681               	.LFB140:
 659:ServerTDMA.c  **** 
 660:ServerTDMA.c  **** /*****************************************************************************
 661:ServerTDMA.c  **** *****************************************************************************/
 662:ServerTDMA.c  **** int main(void)
 663:ServerTDMA.c  **** {
 1682               		.loc 6 663 0
 1683               		.cfi_startproc
 1684 0792 0F93      		push r16
 1685               	.LCFI65:
 1686               		.cfi_def_cfa_offset 3
 1687               		.cfi_offset 16, -2
 1688 0794 1F93      		push r17
 1689               	.LCFI66:
 1690               		.cfi_def_cfa_offset 4
 1691               		.cfi_offset 17, -3
 1692 0796 CF93      		push r28
 1693               	.LCFI67:
 1694               		.cfi_def_cfa_offset 5
 1695               		.cfi_offset 28, -4
 1696 0798 DF93      		push r29
 1697               	.LCFI68:
 1698               		.cfi_def_cfa_offset 6
 1699               		.cfi_offset 29, -5
 1700 079a CDB7      		in r28,__SP_L__
 1701 079c DEB7      		in r29,__SP_H__
 1702               	.LCFI69:
 1703               		.cfi_def_cfa_register 28
 1704 079e 2797      		sbiw r28,7
 1705               	.LCFI70:
 1706               		.cfi_def_cfa_offset 13
 1707 07a0 0FB6      		in __tmp_reg__,__SREG__
 1708 07a2 F894      		cli
 1709 07a4 DEBF      		out __SP_H__,r29
 1710 07a6 0FBE      		out __SREG__,__tmp_reg__
 1711 07a8 CDBF      		out __SP_L__,r28
 1712               	/* prologue: function */
 1713               	/* frame size = 7 */
 1714               	/* stack size = 11 */
 1715               	.L__stack_usage = 11
 664:ServerTDMA.c  **** 	sysclk_init();
 1716               		.loc 6 664 0
 1717 07aa 0E94 0000 		call sysclk_init
 665:ServerTDMA.c  **** 	board_init();
 1718               		.loc 6 665 0
 1719 07ae 0E94 0000 		call board_init
 666:ServerTDMA.c  **** 
 667:ServerTDMA.c  **** 	SYS_Init();
 1720               		.loc 6 667 0
 1721 07b2 0E94 0000 		call SYS_Init
 668:ServerTDMA.c  **** 	// Disable CSMA/CA
 669:ServerTDMA.c  **** 	// Disable auto ACK
 670:ServerTDMA.c  **** 	PHY_SetTdmaMode(true);
 1722               		.loc 6 670 0
 1723 07b6 81E0      		ldi r24,lo8(1)
 1724 07b8 0E94 0000 		call PHY_SetTdmaMode
 671:ServerTDMA.c  **** 	sm_init();
 1725               		.loc 6 671 0
 1726 07bc 0E94 0000 		call sm_init
 672:ServerTDMA.c  **** 
 673:ServerTDMA.c  **** 	// Initialize interrupt vector table support.
 674:ServerTDMA.c  **** #if (SIO2HOST_CHANNEL == SIO_USB)
 675:ServerTDMA.c  **** 	irq_initialize_vectors();
 676:ServerTDMA.c  **** #endif
 677:ServerTDMA.c  **** 	cpu_irq_enable();
 1727               		.loc 6 677 0
 1728               	/* #APP */
 1729               	 ;  677 "ServerTDMA.c" 1
 1730 07c0 7894      		sei
 1731               	 ;  0 "" 2
 678:ServerTDMA.c  **** 
 679:ServerTDMA.c  **** #if APP_COORDINATOR
 680:ServerTDMA.c  **** #if (SIO2HOST_CHANNEL == SIO_USB)
 681:ServerTDMA.c  **** 	stdio_usb_init();
 682:ServerTDMA.c  **** #else
 683:ServerTDMA.c  **** 	const usart_serial_options_t usart_serial_options =
 1732               		.loc 6 683 0
 1733               	/* #NOAPP */
 1734 07c2 27E0      		ldi r18,lo8(7)
 1735 07c4 E0E0      		ldi r30,lo8(.LC0)
 1736 07c6 F0E0      		ldi r31,hi8(.LC0)
 1737 07c8 CE01      		movw r24,r28
 1738 07ca 0196      		adiw r24,1
 1739 07cc DC01      		movw r26,r24
 1740               		0:
 1741 07ce 0190      		ld r0,Z+
 1742 07d0 0D92      		st X+,r0
 1743 07d2 2A95      		dec r18
 1744 07d4 01F4      		brne 0b
 684:ServerTDMA.c  **** 	{
 685:ServerTDMA.c  **** 		.baudrate     = USART_HOST_BAUDRATE,
 686:ServerTDMA.c  **** 		.charlength   = USART_HOST_CHAR_LENGTH,
 687:ServerTDMA.c  **** 		.paritytype   = USART_HOST_PARITY,
 688:ServerTDMA.c  **** 		.stopbits     = USART_HOST_STOP_BITS
 689:ServerTDMA.c  **** 	};
 690:ServerTDMA.c  **** 
 691:ServerTDMA.c  **** 	stdio_serial_init(USART_HOST, &usart_serial_options);
 1745               		.loc 6 691 0
 1746 07d6 CE01      		movw r24,r28
 1747 07d8 0196      		adiw r24,1
 1748 07da BC01      		movw r22,r24
 1749 07dc 80EC      		ldi r24,lo8(-64)
 1750 07de 90E0      		ldi r25,0
 1751 07e0 0E94 0000 		call stdio_serial_init
 692:ServerTDMA.c  **** 	usart_double_baud_enable(USART_HOST);
 1752               		.loc 6 692 0
 1753 07e4 80EC      		ldi r24,lo8(-64)
 1754 07e6 90E0      		ldi r25,0
 1755 07e8 0E94 0000 		call usart_double_baud_enable
 693:ServerTDMA.c  **** 	usart_set_baudrate_precalculated(USART_HOST, USART_HOST_BAUDRATE, sysclk_get_source_clock_hz());
 1756               		.loc 6 693 0
 1757 07ec 0E94 0000 		call sysclk_get_source_clock_hz
 1758 07f0 DC01      		movw r26,r24
 1759 07f2 CB01      		movw r24,r22
 1760 07f4 8C01      		movw r16,r24
 1761 07f6 9D01      		movw r18,r26
 1762 07f8 40E0      		ldi r20,0
 1763 07fa 52EC      		ldi r21,lo8(-62)
 1764 07fc 61E0      		ldi r22,lo8(1)
 1765 07fe 70E0      		ldi r23,0
 1766 0800 80EC      		ldi r24,lo8(-64)
 1767 0802 90E0      		ldi r25,0
 1768 0804 0E94 0000 		call usart_set_baudrate_precalculated
 1769               	.L54:
 694:ServerTDMA.c  **** 
 695:ServerTDMA.c  **** #endif
 696:ServerTDMA.c  **** #endif
 697:ServerTDMA.c  **** 	for(;;)
 698:ServerTDMA.c  **** 	{
 699:ServerTDMA.c  **** 		SYS_TaskHandler();
 1770               		.loc 6 699 0 discriminator 1
 1771 0808 0E94 0000 		call SYS_TaskHandler
 700:ServerTDMA.c  **** 		APP_TaskHandler();
 1772               		.loc 6 700 0 discriminator 1
 1773 080c 0E94 0000 		call APP_TaskHandler
 701:ServerTDMA.c  **** 	}
 1774               		.loc 6 701 0 discriminator 1
 1775 0810 00C0      		rjmp .L54
 1776               		.cfi_endproc
 1777               	.LFE140:
 1779               	.Letext0:
 1780               		.file 8 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\avr8\\avr8-gnu-toolchain\\avr\\in
 1781               		.file 9 "../../../stack/LwMesh/TDMA/nwk/inc/nwkRx.h"
 1782               		.file 10 "../../../stack/LwMesh/TDMA/nwk/inc/nwkDataReq.h"
 1783               		.file 11 "../../../stack/LwMesh/TDMA/sys/inc/sysTimer.h"
 1784               		.file 12 "../../../platform/mega_rf/drivers/sleep/sleep.h"
 1785               		.file 13 "Solver.h"
 1786               		.file 14 "../../../platform/mega_rf/utils/status_codes.h"
 1787               		.file 15 "../../../platform/common/services/sleepmgr/mega_rf/sleepmgr.h"
DEFINED SYMBOLS
                            *ABS*:00000000 ServerTDMA.c
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:2      *ABS*:0000003e __SP_H__
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:3      *ABS*:0000003d __SP_L__
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:4      *ABS*:0000003f __SREG__
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:5      *ABS*:0000003b __RAMPZ__
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:6      *ABS*:00000000 __tmp_reg__
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:7      *ABS*:00000001 __zero_reg__
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:12     .text:00000000 sysclk_get_main_hz
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:49     .text:0000001a sysclk_get_source_clock_hz
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:86     .progmem.data.baudctrl_1mhz:00000000 baudctrl_1mhz
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:98     .progmem.data.baudctrl_8mhz:00000000 baudctrl_8mhz
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:110    .progmem.data.baudctrl_16mhz:00000000 baudctrl_16mhz
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:121    .text:00000034 usart_double_baud_enable
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:170    .text:00000062 usart_serial_init
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:265    .text:000000de usart_serial_putchar
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:309    .text:00000106 usart_serial_getchar
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:360    .text:0000013c stdio_serial_init
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:431    .text:0000019e macsc_enable_manual_bts
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:484    .bss.appState:00000000 appState
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:489    .bss.tmrBlinkData:00000000 tmrBlinkData
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:494    .bss.msgReq:00000000 msgReq
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:499    .bss.msgFrame:00000000 msgFrame
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:504    .bss.msgReqConnection:00000000 msgReqConnection
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:509    .bss.msgFrameConnection:00000000 msgFrameConnection
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:514    .data.server_turn:00000000 server_turn
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:519    .bss.statistics_buffer:00000000 statistics_buffer
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:524    .bss.aux_buffer:00000000 aux_buffer
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:529    .bss.tmrSendData:00000000 tmrSendData
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:536    .text:000001d2 tmrSendDataHandler
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:585    .text:00000202 tmrBlinkDataHandler
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:762    .text:000002ce toHexBuffer
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:891    .text:0000038e tdma_server_beacon
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:926    .text:000003a8 tdma_server_statistics
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:969    .text:000003be server_statistics
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:1150   .text:000004bc appSendData
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:1418   .text:00000662 appDataInd
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:1571   .text:00000726 appInit
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:1622   .text:00000768 APP_TaskHandler
C:\Users\guilh\AppData\Local\Temp\ccl2N7fS.s:1680   .text:00000792 main

UNDEFINED SYMBOLS
usart_init_rs232
usart_putchar
usart_getchar
stdio_base
ptr_put
ptr_get
_read
_write
fdevopen
printf
sprintf
solver_solve_system
solver_get_n_received
solver_get_n_colaborative
solver_get_data
SYS_TimerStart
energy_prepare_next_turn
solver_prepare_next_turn
energy_get_collab_vector
energy_get_connected_vector
NWK_DataReq
energy_receive_statistics
solver_received_data_frame
sysclk_init
board_init
SYS_Init
PHY_SetTdmaMode
sm_init
usart_set_baudrate_precalculated
SYS_TaskHandler
__do_copy_data
__do_clear_bss
