[0m[[0minfo[0m] [0mLoading project definition from /local/ssd/home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/project[0m
[0m[[0minfo[0m] [0mSet current project to plasticine (in build file:/local/ssd/home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/)[0m
[0m[[0minfo[0m] [0mRunning plasticine.templates.MultiMemoryUnitTest end --targetDir /home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/generated/MultiMemoryUnitTest/ --test --backend v[0m
[[35minfo[0m] [1.568] // COMPILING < (class plasticine.templates.MultiMemoryUnitTester)>(8)
[[35minfo[0m] [2.051] giving names
[[35minfo[0m] [2.260] executing custom transforms
[[35minfo[0m] [2.261] convert masked writes of inline mems
[[35minfo[0m] [2.315] adding clocks and resets
[[35minfo[0m] [2.405] inferring widths
[[35minfo[0m] [2.549] checking widths
[[35minfo[0m] [2.620] lowering complex nodes to primitives
[[35minfo[0m] [2.678] removing type nodes
[[35minfo[0m] [2.734] compiling 16349 nodes
[[35minfo[0m] [2.734] computing memory ports
[[35minfo[0m] [2.786] resolving nodes to the components
[[35minfo[0m] [3.208] creating clock domains
[[35minfo[0m] [3.245] pruning unconnected IOs
[[35minfo[0m] [3.262] checking for combinational loops
[[35minfo[0m] [3.345] NO COMBINATIONAL LOOP FOUND
[[35minfo[0m] [3.566] COMPILING <DRAMSimulator (class plasticine.templates.DRAMSimulator)> 0 CHILDREN (0,1)
[[35minfo[0m] [3.569] COMPILING <DRAMSimulator_1 (class plasticine.templates.DRAMSimulator)> 0 CHILDREN (0,1)
[[35minfo[0m] [3.569] 	2 components
[[35minfo[0m] [3.569] COMPILING <DRAMSimulator_2 (class plasticine.templates.DRAMSimulator)> 0 CHILDREN (0,1)
[[35minfo[0m] [3.569] 	3 components
[[35minfo[0m] [3.569] COMPILING <DRAMSimulator_3 (class plasticine.templates.DRAMSimulator)> 0 CHILDREN (0,1)
[[35minfo[0m] [3.569] 	4 components
[[35minfo[0m] [3.569] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.570] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.570] 	2 components
[[35minfo[0m] [3.570] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.570] 	3 components
[[35minfo[0m] [3.570] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.570] 	4 components
[[35minfo[0m] [3.570] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.570] 	5 components
[[35minfo[0m] [3.570] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.571] 	6 components
[[35minfo[0m] [3.571] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.571] 	7 components
[[35minfo[0m] [3.571] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.571] 	8 components
[[35minfo[0m] [3.571] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.571] 	9 components
[[35minfo[0m] [3.571] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.571] 	10 components
[[35minfo[0m] [3.571] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.572] 	11 components
[[35minfo[0m] [3.572] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.572] 	12 components
[[35minfo[0m] [3.572] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.572] 	13 components
[[35minfo[0m] [3.572] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.572] 	14 components
[[35minfo[0m] [3.572] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.572] 	15 components
[[35minfo[0m] [3.573] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.573] 	16 components
[[35minfo[0m] [3.573] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.585] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.587] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.587] 	17 components
[[35minfo[0m] [3.587] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.587] 	18 components
[[35minfo[0m] [3.587] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.587] 	19 components
[[35minfo[0m] [3.587] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.588] 	20 components
[[35minfo[0m] [3.588] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.588] 	21 components
[[35minfo[0m] [3.588] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.588] 	22 components
[[35minfo[0m] [3.588] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.588] 	23 components
[[35minfo[0m] [3.588] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.588] 	24 components
[[35minfo[0m] [3.588] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.589] 	25 components
[[35minfo[0m] [3.589] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.589] 	26 components
[[35minfo[0m] [3.589] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.589] 	27 components
[[35minfo[0m] [3.589] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.589] 	28 components
[[35minfo[0m] [3.589] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.589] 	29 components
[[35minfo[0m] [3.589] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.590] 	30 components
[[35minfo[0m] [3.590] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.590] 	31 components
[[35minfo[0m] [3.590] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.590] 	32 components
[[35minfo[0m] [3.590] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.601] 	2 components
[[35minfo[0m] [3.601] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.605] 	2 components
[[35minfo[0m] [3.605] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.605] 	33 components
[[35minfo[0m] [3.605] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.605] 	34 components
[[35minfo[0m] [3.605] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.605] 	35 components
[[35minfo[0m] [3.606] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.606] 	36 components
[[35minfo[0m] [3.606] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.607] 	37 components
[[35minfo[0m] [3.607] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.607] 	38 components
[[35minfo[0m] [3.607] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.607] 	39 components
[[35minfo[0m] [3.607] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.607] 	40 components
[[35minfo[0m] [3.607] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.607] 	41 components
[[35minfo[0m] [3.608] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.608] 	42 components
[[35minfo[0m] [3.608] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.608] 	43 components
[[35minfo[0m] [3.608] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.608] 	44 components
[[35minfo[0m] [3.608] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.608] 	45 components
[[35minfo[0m] [3.608] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.608] 	46 components
[[35minfo[0m] [3.609] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.609] 	47 components
[[35minfo[0m] [3.609] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.609] 	48 components
[[35minfo[0m] [3.609] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.611] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.612] 	3 components
[[35minfo[0m] [3.612] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.612] 	49 components
[[35minfo[0m] [3.612] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.612] 	50 components
[[35minfo[0m] [3.613] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.613] 	51 components
[[35minfo[0m] [3.613] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.613] 	52 components
[[35minfo[0m] [3.613] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.613] 	53 components
[[35minfo[0m] [3.613] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.613] 	54 components
[[35minfo[0m] [3.613] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.614] 	55 components
[[35minfo[0m] [3.614] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.614] 	56 components
[[35minfo[0m] [3.614] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.614] 	57 components
[[35minfo[0m] [3.614] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.614] 	58 components
[[35minfo[0m] [3.614] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.614] 	59 components
[[35minfo[0m] [3.614] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.615] 	60 components
[[35minfo[0m] [3.615] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.615] 	61 components
[[35minfo[0m] [3.615] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.615] 	62 components
[[35minfo[0m] [3.615] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.615] 	63 components
[[35minfo[0m] [3.615] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.615] 	64 components
[[35minfo[0m] [3.615] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.618] 	3 components
[[35minfo[0m] [3.618] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.619] 	4 components
[[35minfo[0m] [3.619] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.620] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.620] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.620] 	65 components
[[35minfo[0m] [3.621] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.621] 	66 components
[[35minfo[0m] [3.621] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.621] 	67 components
[[35minfo[0m] [3.621] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.621] 	68 components
[[35minfo[0m] [3.621] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.621] 	69 components
[[35minfo[0m] [3.621] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.621] 	70 components
[[35minfo[0m] [3.622] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.622] 	71 components
[[35minfo[0m] [3.622] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.622] 	72 components
[[35minfo[0m] [3.622] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.622] 	73 components
[[35minfo[0m] [3.622] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.622] 	74 components
[[35minfo[0m] [3.622] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.622] 	75 components
[[35minfo[0m] [3.623] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.623] 	76 components
[[35minfo[0m] [3.623] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.623] 	77 components
[[35minfo[0m] [3.623] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.623] 	78 components
[[35minfo[0m] [3.623] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.623] 	79 components
[[35minfo[0m] [3.623] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.624] 	80 components
[[35minfo[0m] [3.624] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.626] 	4 components
[[35minfo[0m] [3.626] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.626] 	5 components
[[35minfo[0m] [3.626] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.626] 	81 components
[[35minfo[0m] [3.627] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.627] 	82 components
[[35minfo[0m] [3.627] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.627] 	83 components
[[35minfo[0m] [3.627] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.627] 	84 components
[[35minfo[0m] [3.627] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.627] 	85 components
[[35minfo[0m] [3.627] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.628] 	86 components
[[35minfo[0m] [3.628] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.628] 	87 components
[[35minfo[0m] [3.628] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.628] 	88 components
[[35minfo[0m] [3.628] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.628] 	89 components
[[35minfo[0m] [3.628] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.628] 	90 components
[[35minfo[0m] [3.628] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.628] 	91 components
[[35minfo[0m] [3.629] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.629] 	92 components
[[35minfo[0m] [3.629] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.629] 	93 components
[[35minfo[0m] [3.629] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.629] 	94 components
[[35minfo[0m] [3.629] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.629] 	95 components
[[35minfo[0m] [3.629] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.629] 	96 components
[[35minfo[0m] [3.630] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.632] 	5 components
[[35minfo[0m] [3.632] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.632] 	6 components
[[35minfo[0m] [3.632] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.632] 	97 components
[[35minfo[0m] [3.632] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.633] 	98 components
[[35minfo[0m] [3.633] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.633] 	99 components
[[35minfo[0m] [3.633] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.633] 	100 components
[[35minfo[0m] [3.633] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.633] 	101 components
[[35minfo[0m] [3.633] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.633] 	102 components
[[35minfo[0m] [3.633] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.634] 	103 components
[[35minfo[0m] [3.634] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.634] 	104 components
[[35minfo[0m] [3.634] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.634] 	105 components
[[35minfo[0m] [3.634] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.634] 	106 components
[[35minfo[0m] [3.634] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.634] 	107 components
[[35minfo[0m] [3.634] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.635] 	108 components
[[35minfo[0m] [3.635] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.635] 	109 components
[[35minfo[0m] [3.635] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.635] 	110 components
[[35minfo[0m] [3.635] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.635] 	111 components
[[35minfo[0m] [3.635] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.635] 	112 components
[[35minfo[0m] [3.635] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.637] 	2 components
[[35minfo[0m] [3.637] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.638] 	7 components
[[35minfo[0m] [3.638] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.638] 	113 components
[[35minfo[0m] [3.638] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.638] 	114 components
[[35minfo[0m] [3.638] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.639] 	115 components
[[35minfo[0m] [3.639] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.639] 	116 components
[[35minfo[0m] [3.639] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.639] 	117 components
[[35minfo[0m] [3.639] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.639] 	118 components
[[35minfo[0m] [3.639] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.639] 	119 components
[[35minfo[0m] [3.639] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.640] 	120 components
[[35minfo[0m] [3.640] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.640] 	121 components
[[35minfo[0m] [3.640] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.640] 	122 components
[[35minfo[0m] [3.640] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.640] 	123 components
[[35minfo[0m] [3.640] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.640] 	124 components
[[35minfo[0m] [3.640] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.641] 	125 components
[[35minfo[0m] [3.641] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.641] 	126 components
[[35minfo[0m] [3.641] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.641] 	127 components
[[35minfo[0m] [3.641] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.641] 	128 components
[[35minfo[0m] [3.641] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.644] 	6 components
[[35minfo[0m] [3.644] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.645] 	8 components
[[35minfo[0m] [3.645] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.645] 	2 components
[[35minfo[0m] [3.645] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.646] 	2 components
[[35minfo[0m] [3.646] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.646] 	129 components
[[35minfo[0m] [3.646] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.646] 	130 components
[[35minfo[0m] [3.646] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.646] 	131 components
[[35minfo[0m] [3.647] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.647] 	132 components
[[35minfo[0m] [3.647] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.647] 	133 components
[[35minfo[0m] [3.647] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.647] 	134 components
[[35minfo[0m] [3.647] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.647] 	135 components
[[35minfo[0m] [3.647] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.647] 	136 components
[[35minfo[0m] [3.648] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.648] 	137 components
[[35minfo[0m] [3.648] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.648] 	138 components
[[35minfo[0m] [3.648] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.648] 	139 components
[[35minfo[0m] [3.648] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.648] 	140 components
[[35minfo[0m] [3.648] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.648] 	141 components
[[35minfo[0m] [3.648] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.649] 	142 components
[[35minfo[0m] [3.649] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.649] 	143 components
[[35minfo[0m] [3.649] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.649] 	144 components
[[35minfo[0m] [3.649] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.651] 	7 components
[[35minfo[0m] [3.651] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.652] 	9 components
[[35minfo[0m] [3.652] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.652] 	145 components
[[35minfo[0m] [3.652] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.652] 	146 components
[[35minfo[0m] [3.652] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.652] 	147 components
[[35minfo[0m] [3.652] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.652] 	148 components
[[35minfo[0m] [3.652] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.653] 	149 components
[[35minfo[0m] [3.653] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.653] 	150 components
[[35minfo[0m] [3.653] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.653] 	151 components
[[35minfo[0m] [3.653] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.653] 	152 components
[[35minfo[0m] [3.653] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.653] 	153 components
[[35minfo[0m] [3.653] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.653] 	154 components
[[35minfo[0m] [3.654] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.654] 	155 components
[[35minfo[0m] [3.654] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.654] 	156 components
[[35minfo[0m] [3.654] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.654] 	157 components
[[35minfo[0m] [3.654] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.654] 	158 components
[[35minfo[0m] [3.654] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.654] 	159 components
[[35minfo[0m] [3.654] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.655] 	160 components
[[35minfo[0m] [3.655] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.656] 	8 components
[[35minfo[0m] [3.656] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.657] 	10 components
[[35minfo[0m] [3.657] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.657] 	161 components
[[35minfo[0m] [3.657] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.657] 	162 components
[[35minfo[0m] [3.657] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.657] 	163 components
[[35minfo[0m] [3.657] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.658] 	164 components
[[35minfo[0m] [3.658] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.658] 	165 components
[[35minfo[0m] [3.658] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.658] 	166 components
[[35minfo[0m] [3.658] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.658] 	167 components
[[35minfo[0m] [3.658] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.658] 	168 components
[[35minfo[0m] [3.658] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.658] 	169 components
[[35minfo[0m] [3.659] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.659] 	170 components
[[35minfo[0m] [3.659] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.659] 	171 components
[[35minfo[0m] [3.659] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.659] 	172 components
[[35minfo[0m] [3.659] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.659] 	173 components
[[35minfo[0m] [3.659] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.659] 	174 components
[[35minfo[0m] [3.660] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.660] 	175 components
[[35minfo[0m] [3.660] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.660] 	176 components
[[35minfo[0m] [3.660] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.661] 	3 components
[[35minfo[0m] [3.661] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.662] 	11 components
[[35minfo[0m] [3.662] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.662] 	177 components
[[35minfo[0m] [3.662] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.662] 	178 components
[[35minfo[0m] [3.662] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.662] 	179 components
[[35minfo[0m] [3.663] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.663] 	180 components
[[35minfo[0m] [3.663] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.663] 	181 components
[[35minfo[0m] [3.663] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.663] 	182 components
[[35minfo[0m] [3.663] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.663] 	183 components
[[35minfo[0m] [3.663] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.663] 	184 components
[[35minfo[0m] [3.663] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.664] 	185 components
[[35minfo[0m] [3.664] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.664] 	186 components
[[35minfo[0m] [3.664] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.664] 	187 components
[[35minfo[0m] [3.664] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.664] 	188 components
[[35minfo[0m] [3.664] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.664] 	189 components
[[35minfo[0m] [3.664] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.664] 	190 components
[[35minfo[0m] [3.665] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.665] 	191 components
[[35minfo[0m] [3.665] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.665] 	192 components
[[35minfo[0m] [3.665] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.667] 	9 components
[[35minfo[0m] [3.667] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.667] 	12 components
[[35minfo[0m] [3.667] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.668] 	3 components
[[35minfo[0m] [3.668] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.668] 	3 components
[[35minfo[0m] [3.668] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.668] 	193 components
[[35minfo[0m] [3.668] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.668] 	194 components
[[35minfo[0m] [3.669] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.669] 	195 components
[[35minfo[0m] [3.669] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.669] 	196 components
[[35minfo[0m] [3.669] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.669] 	197 components
[[35minfo[0m] [3.669] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.669] 	198 components
[[35minfo[0m] [3.669] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.669] 	199 components
[[35minfo[0m] [3.669] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.670] 	200 components
[[35minfo[0m] [3.670] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.670] 	201 components
[[35minfo[0m] [3.670] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.670] 	202 components
[[35minfo[0m] [3.670] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.670] 	203 components
[[35minfo[0m] [3.670] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.670] 	204 components
[[35minfo[0m] [3.670] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.671] 	205 components
[[35minfo[0m] [3.671] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.671] 	206 components
[[35minfo[0m] [3.671] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.671] 	207 components
[[35minfo[0m] [3.671] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.671] 	208 components
[[35minfo[0m] [3.671] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.674] 	10 components
[[35minfo[0m] [3.674] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.674] 	13 components
[[35minfo[0m] [3.674] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.674] 	209 components
[[35minfo[0m] [3.674] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.675] 	210 components
[[35minfo[0m] [3.675] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.675] 	211 components
[[35minfo[0m] [3.675] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.675] 	212 components
[[35minfo[0m] [3.675] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.675] 	213 components
[[35minfo[0m] [3.675] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.675] 	214 components
[[35minfo[0m] [3.675] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.675] 	215 components
[[35minfo[0m] [3.676] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.676] 	216 components
[[35minfo[0m] [3.676] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.676] 	217 components
[[35minfo[0m] [3.676] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.676] 	218 components
[[35minfo[0m] [3.676] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.676] 	219 components
[[35minfo[0m] [3.676] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.676] 	220 components
[[35minfo[0m] [3.677] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.677] 	221 components
[[35minfo[0m] [3.677] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.677] 	222 components
[[35minfo[0m] [3.677] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.677] 	223 components
[[35minfo[0m] [3.677] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.677] 	224 components
[[35minfo[0m] [3.677] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.679] 	11 components
[[35minfo[0m] [3.679] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.679] 	14 components
[[35minfo[0m] [3.679] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.679] 	225 components
[[35minfo[0m] [3.679] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.679] 	226 components
[[35minfo[0m] [3.680] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.680] 	227 components
[[35minfo[0m] [3.680] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.680] 	228 components
[[35minfo[0m] [3.680] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.680] 	229 components
[[35minfo[0m] [3.680] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.680] 	230 components
[[35minfo[0m] [3.680] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.680] 	231 components
[[35minfo[0m] [3.680] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.681] 	232 components
[[35minfo[0m] [3.681] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.681] 	233 components
[[35minfo[0m] [3.681] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.681] 	234 components
[[35minfo[0m] [3.681] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.681] 	235 components
[[35minfo[0m] [3.681] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.681] 	236 components
[[35minfo[0m] [3.681] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.681] 	237 components
[[35minfo[0m] [3.682] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.682] 	238 components
[[35minfo[0m] [3.682] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.682] 	239 components
[[35minfo[0m] [3.682] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.682] 	240 components
[[35minfo[0m] [3.682] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.683] 	4 components
[[35minfo[0m] [3.683] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.684] 	15 components
[[35minfo[0m] [3.684] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.684] 	241 components
[[35minfo[0m] [3.684] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.684] 	242 components
[[35minfo[0m] [3.684] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.684] 	243 components
[[35minfo[0m] [3.684] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.685] 	244 components
[[35minfo[0m] [3.685] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.685] 	245 components
[[35minfo[0m] [3.685] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.685] 	246 components
[[35minfo[0m] [3.685] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.685] 	247 components
[[35minfo[0m] [3.685] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.685] 	248 components
[[35minfo[0m] [3.685] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.685] 	249 components
[[35minfo[0m] [3.685] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.686] 	250 components
[[35minfo[0m] [3.686] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.686] 	251 components
[[35minfo[0m] [3.686] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.686] 	252 components
[[35minfo[0m] [3.686] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.686] 	253 components
[[35minfo[0m] [3.686] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.686] 	254 components
[[35minfo[0m] [3.686] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.686] 	255 components
[[35minfo[0m] [3.687] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.687] 	256 components
[[35minfo[0m] [3.687] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.688] 	12 components
[[35minfo[0m] [3.688] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.689] 	16 components
[[35minfo[0m] [3.689] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.689] 	4 components
[[35minfo[0m] [3.689] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [3.689] 	4 components
[[35minfo[0m] [3.690] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.690] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.690] 	2 components
[[35minfo[0m] [3.691] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.691] 	3 components
[[35minfo[0m] [3.691] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.692] 	4 components
[[35minfo[0m] [3.692] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.692] 	5 components
[[35minfo[0m] [3.692] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.693] 	6 components
[[35minfo[0m] [3.693] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.694] 	7 components
[[35minfo[0m] [3.694] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.694] 	8 components
[[35minfo[0m] [3.694] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.695] 	9 components
[[35minfo[0m] [3.695] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.696] 	10 components
[[35minfo[0m] [3.696] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.696] 	11 components
[[35minfo[0m] [3.696] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.697] 	12 components
[[35minfo[0m] [3.697] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.697] 	13 components
[[35minfo[0m] [3.698] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.698] 	14 components
[[35minfo[0m] [3.698] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.699] 	15 components
[[35minfo[0m] [3.699] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [3.699] 	16 components
[[35minfo[0m] [3.699] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.700] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.700] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.701] 	2 components
[[35minfo[0m] [3.701] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.701] 	2 components
[[35minfo[0m] [3.701] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.703] 	3 components
[[35minfo[0m] [3.703] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.703] 	3 components
[[35minfo[0m] [3.704] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.704] 	4 components
[[35minfo[0m] [3.704] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.705] 	4 components
[[35minfo[0m] [3.705] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.705] 	5 components
[[35minfo[0m] [3.705] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.706] 	5 components
[[35minfo[0m] [3.706] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.707] 	6 components
[[35minfo[0m] [3.707] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.707] 	6 components
[[35minfo[0m] [3.707] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.708] 	7 components
[[35minfo[0m] [3.708] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.708] 	7 components
[[35minfo[0m] [3.709] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.709] 	8 components
[[35minfo[0m] [3.709] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.710] 	8 components
[[35minfo[0m] [3.710] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.710] 	9 components
[[35minfo[0m] [3.710] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.711] 	9 components
[[35minfo[0m] [3.711] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.711] 	10 components
[[35minfo[0m] [3.711] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.712] 	10 components
[[35minfo[0m] [3.712] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.712] 	11 components
[[35minfo[0m] [3.712] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.713] 	11 components
[[35minfo[0m] [3.713] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.713] 	12 components
[[35minfo[0m] [3.713] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.713] 	12 components
[[35minfo[0m] [3.714] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.714] 	13 components
[[35minfo[0m] [3.714] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.714] 	13 components
[[35minfo[0m] [3.714] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.715] 	14 components
[[35minfo[0m] [3.715] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.715] 	14 components
[[35minfo[0m] [3.715] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.716] 	15 components
[[35minfo[0m] [3.716] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.716] 	15 components
[[35minfo[0m] [3.716] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.717] 	16 components
[[35minfo[0m] [3.717] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.717] 	16 components
[[35minfo[0m] [3.717] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.717] 	17 components
[[35minfo[0m] [3.718] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.718] 	17 components
[[35minfo[0m] [3.718] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.718] 	18 components
[[35minfo[0m] [3.718] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.719] 	18 components
[[35minfo[0m] [3.719] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.719] 	19 components
[[35minfo[0m] [3.719] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.720] 	19 components
[[35minfo[0m] [3.720] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.720] 	20 components
[[35minfo[0m] [3.720] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.721] 	20 components
[[35minfo[0m] [3.721] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.721] 	21 components
[[35minfo[0m] [3.721] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.721] 	21 components
[[35minfo[0m] [3.722] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.722] 	22 components
[[35minfo[0m] [3.722] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.722] 	22 components
[[35minfo[0m] [3.722] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.723] 	23 components
[[35minfo[0m] [3.723] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.723] 	23 components
[[35minfo[0m] [3.723] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.724] 	24 components
[[35minfo[0m] [3.724] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.724] 	24 components
[[35minfo[0m] [3.724] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.725] 	25 components
[[35minfo[0m] [3.725] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.725] 	25 components
[[35minfo[0m] [3.725] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.725] 	26 components
[[35minfo[0m] [3.726] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.726] 	26 components
[[35minfo[0m] [3.726] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.726] 	27 components
[[35minfo[0m] [3.726] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.727] 	27 components
[[35minfo[0m] [3.727] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.728] 	28 components
[[35minfo[0m] [3.728] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.729] 	28 components
[[35minfo[0m] [3.729] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.729] 	29 components
[[35minfo[0m] [3.729] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.729] 	29 components
[[35minfo[0m] [3.729] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.730] 	30 components
[[35minfo[0m] [3.730] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.730] 	30 components
[[35minfo[0m] [3.730] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.731] 	31 components
[[35minfo[0m] [3.731] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.731] 	31 components
[[35minfo[0m] [3.731] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.732] 	32 components
[[35minfo[0m] [3.732] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.732] 	32 components
[[35minfo[0m] [3.732] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.733] 	33 components
[[35minfo[0m] [3.733] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.733] 	33 components
[[35minfo[0m] [3.733] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.733] 	34 components
[[35minfo[0m] [3.733] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.734] 	34 components
[[35minfo[0m] [3.734] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.734] 	35 components
[[35minfo[0m] [3.734] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.735] 	35 components
[[35minfo[0m] [3.735] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.735] 	36 components
[[35minfo[0m] [3.735] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.736] 	36 components
[[35minfo[0m] [3.736] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.736] 	37 components
[[35minfo[0m] [3.736] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.737] 	37 components
[[35minfo[0m] [3.737] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.737] 	38 components
[[35minfo[0m] [3.737] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.737] 	38 components
[[35minfo[0m] [3.737] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.738] 	39 components
[[35minfo[0m] [3.738] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.738] 	39 components
[[35minfo[0m] [3.738] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.739] 	40 components
[[35minfo[0m] [3.739] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.739] 	40 components
[[35minfo[0m] [3.739] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.740] 	41 components
[[35minfo[0m] [3.740] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.740] 	41 components
[[35minfo[0m] [3.740] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.741] 	42 components
[[35minfo[0m] [3.741] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.741] 	42 components
[[35minfo[0m] [3.741] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.741] 	43 components
[[35minfo[0m] [3.742] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.742] 	43 components
[[35minfo[0m] [3.742] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.742] 	44 components
[[35minfo[0m] [3.742] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.743] 	44 components
[[35minfo[0m] [3.743] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.743] 	45 components
[[35minfo[0m] [3.743] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.744] 	45 components
[[35minfo[0m] [3.744] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.744] 	46 components
[[35minfo[0m] [3.744] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.745] 	46 components
[[35minfo[0m] [3.745] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.745] 	47 components
[[35minfo[0m] [3.745] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.745] 	47 components
[[35minfo[0m] [3.746] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.746] 	48 components
[[35minfo[0m] [3.746] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.746] 	48 components
[[35minfo[0m] [3.746] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.747] 	49 components
[[35minfo[0m] [3.747] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.747] 	49 components
[[35minfo[0m] [3.747] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.748] 	50 components
[[35minfo[0m] [3.748] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.748] 	50 components
[[35minfo[0m] [3.748] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.749] 	51 components
[[35minfo[0m] [3.749] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.749] 	51 components
[[35minfo[0m] [3.749] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.749] 	52 components
[[35minfo[0m] [3.750] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.750] 	52 components
[[35minfo[0m] [3.751] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.751] 	53 components
[[35minfo[0m] [3.751] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.752] 	53 components
[[35minfo[0m] [3.752] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.752] 	54 components
[[35minfo[0m] [3.752] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.753] 	54 components
[[35minfo[0m] [3.753] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.753] 	55 components
[[35minfo[0m] [3.753] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.754] 	55 components
[[35minfo[0m] [3.754] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.754] 	56 components
[[35minfo[0m] [3.754] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.754] 	56 components
[[35minfo[0m] [3.755] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.755] 	57 components
[[35minfo[0m] [3.755] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.755] 	57 components
[[35minfo[0m] [3.755] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.756] 	58 components
[[35minfo[0m] [3.756] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.756] 	58 components
[[35minfo[0m] [3.756] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.757] 	59 components
[[35minfo[0m] [3.757] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.757] 	59 components
[[35minfo[0m] [3.757] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.758] 	60 components
[[35minfo[0m] [3.758] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.758] 	60 components
[[35minfo[0m] [3.758] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.759] 	61 components
[[35minfo[0m] [3.759] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.759] 	61 components
[[35minfo[0m] [3.759] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.759] 	62 components
[[35minfo[0m] [3.760] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.760] 	62 components
[[35minfo[0m] [3.760] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.760] 	63 components
[[35minfo[0m] [3.760] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.761] 	63 components
[[35minfo[0m] [3.761] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.761] 	64 components
[[35minfo[0m] [3.761] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [3.762] 	64 components
[[35minfo[0m] [3.762] COMPILING <burstCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [3.767] COMPILING <burstTagCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [3.768] COMPILING <burstCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [3.768] 	2 components
[[35minfo[0m] [3.769] COMPILING <burstTagCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [3.769] 	2 components
[[35minfo[0m] [3.769] COMPILING <burstCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [3.770] 	3 components
[[35minfo[0m] [3.770] COMPILING <burstTagCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [3.771] 	3 components
[[35minfo[0m] [3.771] COMPILING <burstCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [3.773] 	4 components
[[35minfo[0m] [3.773] COMPILING <burstTagCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [3.774] 	4 components
[[35minfo[0m] [3.774] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.774] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.775] 	2 components
[[35minfo[0m] [3.775] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.776] 	3 components
[[35minfo[0m] [3.776] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.776] 	4 components
[[35minfo[0m] [3.776] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.777] 	5 components
[[35minfo[0m] [3.777] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.778] 	6 components
[[35minfo[0m] [3.778] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.778] 	7 components
[[35minfo[0m] [3.778] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.779] 	8 components
[[35minfo[0m] [3.779] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.779] 	9 components
[[35minfo[0m] [3.780] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.780] 	10 components
[[35minfo[0m] [3.780] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.781] 	11 components
[[35minfo[0m] [3.781] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.782] 	12 components
[[35minfo[0m] [3.782] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.782] 	13 components
[[35minfo[0m] [3.783] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.783] 	14 components
[[35minfo[0m] [3.783] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.784] 	15 components
[[35minfo[0m] [3.784] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [3.784] 	16 components
[[35minfo[0m] [3.785] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.785] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.786] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.786] 	2 components
[[35minfo[0m] [3.787] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.787] 	2 components
[[35minfo[0m] [3.787] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.788] 	3 components
[[35minfo[0m] [3.788] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.788] 	3 components
[[35minfo[0m] [3.788] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.789] 	4 components
[[35minfo[0m] [3.789] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.790] 	4 components
[[35minfo[0m] [3.790] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.790] 	5 components
[[35minfo[0m] [3.791] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.792] 	5 components
[[35minfo[0m] [3.792] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.793] 	6 components
[[35minfo[0m] [3.793] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.793] 	6 components
[[35minfo[0m] [3.793] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.794] 	7 components
[[35minfo[0m] [3.794] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.794] 	7 components
[[35minfo[0m] [3.795] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.795] 	8 components
[[35minfo[0m] [3.795] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.796] 	8 components
[[35minfo[0m] [3.796] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.797] 	9 components
[[35minfo[0m] [3.797] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.797] 	9 components
[[35minfo[0m] [3.797] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.798] 	10 components
[[35minfo[0m] [3.798] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.798] 	10 components
[[35minfo[0m] [3.799] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.799] 	11 components
[[35minfo[0m] [3.799] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.800] 	11 components
[[35minfo[0m] [3.800] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.801] 	12 components
[[35minfo[0m] [3.801] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.801] 	12 components
[[35minfo[0m] [3.801] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.802] 	13 components
[[35minfo[0m] [3.802] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.802] 	13 components
[[35minfo[0m] [3.803] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.803] 	14 components
[[35minfo[0m] [3.803] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.804] 	14 components
[[35minfo[0m] [3.804] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.805] 	15 components
[[35minfo[0m] [3.805] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.805] 	15 components
[[35minfo[0m] [3.805] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.806] 	16 components
[[35minfo[0m] [3.806] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.806] 	16 components
[[35minfo[0m] [3.806] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.807] 	17 components
[[35minfo[0m] [3.807] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.808] 	17 components
[[35minfo[0m] [3.808] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.808] 	18 components
[[35minfo[0m] [3.809] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.809] 	18 components
[[35minfo[0m] [3.809] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.810] 	19 components
[[35minfo[0m] [3.811] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.811] 	19 components
[[35minfo[0m] [3.811] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.812] 	20 components
[[35minfo[0m] [3.812] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.812] 	20 components
[[35minfo[0m] [3.812] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.813] 	21 components
[[35minfo[0m] [3.813] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.813] 	21 components
[[35minfo[0m] [3.814] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.816] 	22 components
[[35minfo[0m] [3.816] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.817] 	22 components
[[35minfo[0m] [3.817] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.818] 	23 components
[[35minfo[0m] [3.818] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.819] 	23 components
[[35minfo[0m] [3.819] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.820] 	24 components
[[35minfo[0m] [3.820] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.821] 	24 components
[[35minfo[0m] [3.821] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.823] 	25 components
[[35minfo[0m] [3.823] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.824] 	25 components
[[35minfo[0m] [3.824] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.826] 	26 components
[[35minfo[0m] [3.826] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.827] 	26 components
[[35minfo[0m] [3.827] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.828] 	27 components
[[35minfo[0m] [3.828] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.828] 	27 components
[[35minfo[0m] [3.829] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.829] 	28 components
[[35minfo[0m] [3.830] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.830] 	28 components
[[35minfo[0m] [3.830] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.831] 	29 components
[[35minfo[0m] [3.831] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.831] 	29 components
[[35minfo[0m] [3.832] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.832] 	30 components
[[35minfo[0m] [3.832] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.833] 	30 components
[[35minfo[0m] [3.833] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.834] 	31 components
[[35minfo[0m] [3.834] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.834] 	31 components
[[35minfo[0m] [3.834] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.835] 	32 components
[[35minfo[0m] [3.835] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.836] 	32 components
[[35minfo[0m] [3.836] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.838] 	33 components
[[35minfo[0m] [3.838] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.838] 	33 components
[[35minfo[0m] [3.838] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.839] 	34 components
[[35minfo[0m] [3.839] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.840] 	34 components
[[35minfo[0m] [3.840] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.841] 	35 components
[[35minfo[0m] [3.841] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.841] 	35 components
[[35minfo[0m] [3.841] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.842] 	36 components
[[35minfo[0m] [3.842] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.843] 	36 components
[[35minfo[0m] [3.843] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.844] 	37 components
[[35minfo[0m] [3.844] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.844] 	37 components
[[35minfo[0m] [3.844] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.845] 	38 components
[[35minfo[0m] [3.845] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.845] 	38 components
[[35minfo[0m] [3.846] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.846] 	39 components
[[35minfo[0m] [3.847] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.847] 	39 components
[[35minfo[0m] [3.847] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.848] 	40 components
[[35minfo[0m] [3.848] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.848] 	40 components
[[35minfo[0m] [3.849] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.849] 	41 components
[[35minfo[0m] [3.850] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.850] 	41 components
[[35minfo[0m] [3.850] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.851] 	42 components
[[35minfo[0m] [3.851] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.851] 	42 components
[[35minfo[0m] [3.852] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.852] 	43 components
[[35minfo[0m] [3.852] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.853] 	43 components
[[35minfo[0m] [3.853] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.854] 	44 components
[[35minfo[0m] [3.854] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.854] 	44 components
[[35minfo[0m] [3.854] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.855] 	45 components
[[35minfo[0m] [3.855] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.856] 	45 components
[[35minfo[0m] [3.856] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.857] 	46 components
[[35minfo[0m] [3.857] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.857] 	46 components
[[35minfo[0m] [3.857] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.859] 	47 components
[[35minfo[0m] [3.859] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.859] 	47 components
[[35minfo[0m] [3.860] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.860] 	48 components
[[35minfo[0m] [3.861] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.861] 	48 components
[[35minfo[0m] [3.861] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.862] 	49 components
[[35minfo[0m] [3.862] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.862] 	49 components
[[35minfo[0m] [3.863] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.863] 	50 components
[[35minfo[0m] [3.864] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.864] 	50 components
[[35minfo[0m] [3.864] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.865] 	51 components
[[35minfo[0m] [3.865] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.865] 	51 components
[[35minfo[0m] [3.865] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.866] 	52 components
[[35minfo[0m] [3.866] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.867] 	52 components
[[35minfo[0m] [3.867] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.868] 	53 components
[[35minfo[0m] [3.868] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.868] 	53 components
[[35minfo[0m] [3.868] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.869] 	54 components
[[35minfo[0m] [3.869] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.870] 	54 components
[[35minfo[0m] [3.870] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.871] 	55 components
[[35minfo[0m] [3.871] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.871] 	55 components
[[35minfo[0m] [3.871] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.872] 	56 components
[[35minfo[0m] [3.872] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.873] 	56 components
[[35minfo[0m] [3.873] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.873] 	57 components
[[35minfo[0m] [3.874] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.874] 	57 components
[[35minfo[0m] [3.874] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.875] 	58 components
[[35minfo[0m] [3.875] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.875] 	58 components
[[35minfo[0m] [3.876] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.876] 	59 components
[[35minfo[0m] [3.876] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.877] 	59 components
[[35minfo[0m] [3.877] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.878] 	60 components
[[35minfo[0m] [3.878] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.878] 	60 components
[[35minfo[0m] [3.878] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.880] 	61 components
[[35minfo[0m] [3.880] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.881] 	61 components
[[35minfo[0m] [3.881] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.882] 	62 components
[[35minfo[0m] [3.882] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.882] 	62 components
[[35minfo[0m] [3.882] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.883] 	63 components
[[35minfo[0m] [3.883] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.883] 	63 components
[[35minfo[0m] [3.884] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.884] 	64 components
[[35minfo[0m] [3.884] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [3.885] 	64 components
[[35minfo[0m] [3.885] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.886] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.887] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.888] 	2 components
[[35minfo[0m] [3.888] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.888] 	2 components
[[35minfo[0m] [3.889] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.889] 	3 components
[[35minfo[0m] [3.889] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.890] 	3 components
[[35minfo[0m] [3.890] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.891] 	4 components
[[35minfo[0m] [3.891] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.892] 	4 components
[[35minfo[0m] [3.892] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.893] 	5 components
[[35minfo[0m] [3.893] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.894] 	5 components
[[35minfo[0m] [3.894] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.894] 	6 components
[[35minfo[0m] [3.895] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.895] 	6 components
[[35minfo[0m] [3.895] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.896] 	7 components
[[35minfo[0m] [3.896] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.897] 	7 components
[[35minfo[0m] [3.897] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.898] 	8 components
[[35minfo[0m] [3.898] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.900] 	8 components
[[35minfo[0m] [3.900] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.900] 	9 components
[[35minfo[0m] [3.900] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.901] 	9 components
[[35minfo[0m] [3.901] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.902] 	10 components
[[35minfo[0m] [3.902] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.903] 	10 components
[[35minfo[0m] [3.904] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.904] 	11 components
[[35minfo[0m] [3.904] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.905] 	11 components
[[35minfo[0m] [3.905] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.906] 	12 components
[[35minfo[0m] [3.906] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.907] 	12 components
[[35minfo[0m] [3.907] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.908] 	13 components
[[35minfo[0m] [3.908] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.909] 	13 components
[[35minfo[0m] [3.909] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.909] 	14 components
[[35minfo[0m] [3.909] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.910] 	14 components
[[35minfo[0m] [3.910] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.911] 	15 components
[[35minfo[0m] [3.911] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.912] 	15 components
[[35minfo[0m] [3.912] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.913] 	16 components
[[35minfo[0m] [3.913] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.914] 	16 components
[[35minfo[0m] [3.914] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.914] 	17 components
[[35minfo[0m] [3.915] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.915] 	17 components
[[35minfo[0m] [3.915] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.916] 	18 components
[[35minfo[0m] [3.916] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.917] 	18 components
[[35minfo[0m] [3.917] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.919] 	19 components
[[35minfo[0m] [3.919] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.919] 	19 components
[[35minfo[0m] [3.920] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.920] 	20 components
[[35minfo[0m] [3.920] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.921] 	20 components
[[35minfo[0m] [3.921] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.922] 	21 components
[[35minfo[0m] [3.922] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.923] 	21 components
[[35minfo[0m] [3.923] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.924] 	22 components
[[35minfo[0m] [3.924] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.925] 	22 components
[[35minfo[0m] [3.925] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.925] 	23 components
[[35minfo[0m] [3.926] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.926] 	23 components
[[35minfo[0m] [3.926] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.927] 	24 components
[[35minfo[0m] [3.927] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.928] 	24 components
[[35minfo[0m] [3.928] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.929] 	25 components
[[35minfo[0m] [3.929] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.930] 	25 components
[[35minfo[0m] [3.930] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.930] 	26 components
[[35minfo[0m] [3.931] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.931] 	26 components
[[35minfo[0m] [3.931] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.932] 	27 components
[[35minfo[0m] [3.932] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.933] 	27 components
[[35minfo[0m] [3.933] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.934] 	28 components
[[35minfo[0m] [3.934] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.935] 	28 components
[[35minfo[0m] [3.935] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.935] 	29 components
[[35minfo[0m] [3.936] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.937] 	29 components
[[35minfo[0m] [3.937] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.938] 	30 components
[[35minfo[0m] [3.938] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.939] 	30 components
[[35minfo[0m] [3.939] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.940] 	31 components
[[35minfo[0m] [3.940] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.940] 	31 components
[[35minfo[0m] [3.940] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.941] 	32 components
[[35minfo[0m] [3.941] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [3.942] 	32 components
[[35minfo[0m] [3.942] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.943] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.944] 	2 components
[[35minfo[0m] [3.944] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.945] 	3 components
[[35minfo[0m] [3.945] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.946] 	4 components
[[35minfo[0m] [3.946] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.947] 	5 components
[[35minfo[0m] [3.947] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.948] 	6 components
[[35minfo[0m] [3.948] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.949] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.950] 	2 components
[[35minfo[0m] [3.950] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.951] 	7 components
[[35minfo[0m] [3.951] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.952] 	8 components
[[35minfo[0m] [3.952] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.953] 	9 components
[[35minfo[0m] [3.953] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.954] 	10 components
[[35minfo[0m] [3.954] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.955] 	11 components
[[35minfo[0m] [3.955] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.956] 	12 components
[[35minfo[0m] [3.956] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.956] 	3 components
[[35minfo[0m] [3.957] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.957] 	4 components
[[35minfo[0m] [3.957] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.958] 	13 components
[[35minfo[0m] [3.958] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.959] 	14 components
[[35minfo[0m] [3.959] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.960] 	15 components
[[35minfo[0m] [3.960] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.960] 	16 components
[[35minfo[0m] [3.961] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.961] 	17 components
[[35minfo[0m] [3.961] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.962] 	18 components
[[35minfo[0m] [3.962] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.963] 	5 components
[[35minfo[0m] [3.963] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.964] 	6 components
[[35minfo[0m] [3.964] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.965] 	19 components
[[35minfo[0m] [3.965] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.966] 	20 components
[[35minfo[0m] [3.966] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.967] 	21 components
[[35minfo[0m] [3.967] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.968] 	22 components
[[35minfo[0m] [3.968] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.968] 	23 components
[[35minfo[0m] [3.969] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.969] 	24 components
[[35minfo[0m] [3.969] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.970] 	7 components
[[35minfo[0m] [3.970] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [3.971] 	8 components
[[35minfo[0m] [3.971] COMPILING <addrFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [3.978] COMPILING <sizeFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [3.984] 	2 components
[[35minfo[0m] [3.984] COMPILING <rwFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [3.991] COMPILING <dataFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [3.996] COMPILING <addrFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.003] 	3 components
[[35minfo[0m] [4.003] COMPILING <sizeFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.009] 	4 components
[[35minfo[0m] [4.009] COMPILING <rwFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.016] 	2 components
[[35minfo[0m] [4.016] COMPILING <dataFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.022] 	2 components
[[35minfo[0m] [4.023] COMPILING <addrFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.028] 	5 components
[[35minfo[0m] [4.029] COMPILING <sizeFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.035] 	6 components
[[35minfo[0m] [4.035] COMPILING <rwFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.041] 	3 components
[[35minfo[0m] [4.041] COMPILING <dataFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.047] 	3 components
[[35minfo[0m] [4.047] COMPILING <addrFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.053] 	7 components
[[35minfo[0m] [4.053] COMPILING <sizeFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.059] 	8 components
[[35minfo[0m] [4.059] COMPILING <rwFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.066] 	4 components
[[35minfo[0m] [4.066] COMPILING <dataFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.072] 	4 components
[[35minfo[0m] [4.072] COMPILING <MemoryUnit (class plasticine.templates.MemoryUnit)> 6 CHILDREN (5,1)
[[35minfo[0m] [4.077] COMPILING <MemoryUnit_1 (class plasticine.templates.MemoryUnit)> 6 CHILDREN (5,1)
[[35minfo[0m] [4.081] 	2 components
[[35minfo[0m] [4.081] COMPILING <MemoryUnit_2 (class plasticine.templates.MemoryUnit)> 6 CHILDREN (5,1)
[[35minfo[0m] [4.084] 	3 components
[[35minfo[0m] [4.085] COMPILING <MemoryUnit_3 (class plasticine.templates.MemoryUnit)> 6 CHILDREN (5,1)
[[35minfo[0m] [4.089] 	4 components
[[35minfo[0m] [4.089] COMPILING <MultiMemoryUnitTester (class plasticine.templates.MultiMemoryUnitTester)> 8 CHILDREN (6,0)
[[33mwarn[0m] MultiMemoryUnit.scala:341: 'end' is an unknown argument. in class plasticine.templates.MultiMemoryUnitTest$
[clockDomainCrosser]: clock1 = 666666666, clock2 = 622222222
== Loading device model file '../ini/DDR3_micron_64M_8B_x4_sg15.ini' == 
== Loading system model file '../system.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
sim start on london at Wed Nov  2 00:06:20 2016
inChannelName: 00140696.in
outChannelName: 00140696.out
cmdChannelName: 00140696.cmd
SEED 1478070376500
STARTING /home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/generated/MultiMemoryUnitTest//MultiMemoryUnitTester -q +vcs+initreg+0  
  EXPECT MultiMemoryUnitTester.io_interconnects_0_rdyOut -> 0x1 == 0x1 PASS
  EXPECT MultiMemoryUnitTester.io_interconnects_1_rdyOut -> 0x1 == 0x1 PASS
  EXPECT MultiMemoryUnitTester.io_interconnects_2_rdyOut -> 0x1 == 0x1 PASS
  EXPECT MultiMemoryUnitTester.io_interconnects_3_rdyOut -> 0x1 == 0x1 PASS
STEP 1 -> 1
[MultiChannelMemorySystem] currentClockCycle = 0
writing vis file to ../results/MultiMemoryUnitTester/DDR3_micron_64M_8B_x4_sg15/16GB.4Ch.4R.scheme1.open_page.1024TQ.1024CQ.RtB.pRank.vis
DRAMSim2 Clock Frequency =666666666Hz, CPU Clock Frequency=622222222Hz
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1000
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2
[MultiChannelMemorySystem] currentClockCycle = 2
channel 0: isWr: writing to addr = 64
current clock cycle = 3
current clock cycle = 3
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1001
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 3
[MultiChannelMemorySystem] currentClockCycle = 3
channel 0: isWr: writing to addr = 64
current clock cycle = 4
current clock cycle = 4
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1002
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 4
[MultiChannelMemorySystem] currentClockCycle = 4
channel 0: isWr: writing to addr = 64
current clock cycle = 5
current clock cycle = 5
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1003
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 5
[MultiChannelMemorySystem] currentClockCycle = 5
channel 0: isWr: writing to addr = 64
current clock cycle = 6
current clock cycle = 6
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1004
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 6
[MultiChannelMemorySystem] currentClockCycle = 6
channel 0: isWr: writing to addr = 64
current clock cycle = 7
current clock cycle = 7
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1005
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 7
[MultiChannelMemorySystem] currentClockCycle = 7
channel 0: isWr: writing to addr = 64
current clock cycle = 8
current clock cycle = 8
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1006
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 8
[MultiChannelMemorySystem] currentClockCycle = 8
channel 0: isWr: writing to addr = 64
current clock cycle = 9
current clock cycle = 9
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1007
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 9
[MultiChannelMemorySystem] currentClockCycle = 9
channel 0: isWr: writing to addr = 64
current clock cycle = 10
current clock cycle = 10
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1008
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 10
[MultiChannelMemorySystem] currentClockCycle = 10
channel 0: isWr: writing to addr = 64
current clock cycle = 11
current clock cycle = 11
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1009
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 11
[MultiChannelMemorySystem] currentClockCycle = 11
channel 0: isWr: writing to addr = 64
current clock cycle = 12
current clock cycle = 12
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x100a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 12
[MultiChannelMemorySystem] currentClockCycle = 12
channel 0: isWr: writing to addr = 64
current clock cycle = 13
current clock cycle = 13
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x100b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 13
[MultiChannelMemorySystem] currentClockCycle = 13
channel 0: isWr: writing to addr = 64
current clock cycle = 14
current clock cycle = 14
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x100c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 14
[MultiChannelMemorySystem] currentClockCycle = 14
channel 0: isWr: writing to addr = 64
current clock cycle = 15
current clock cycle = 15
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x100d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 15
[MultiChannelMemorySystem] currentClockCycle = 15
channel 0: isWr: writing to addr = 64
current clock cycle = 17
current clock cycle = 17
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x100e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 16
[MultiChannelMemorySystem] currentClockCycle = 17
channel 0: isWr: writing to addr = 64
current clock cycle = 18
current clock cycle = 18
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x100f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 17
[MultiChannelMemorySystem] currentClockCycle = 18
channel 0: isWr: writing to addr = 64
current clock cycle = 19
current clock cycle = 19
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1010
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 18
[MultiChannelMemorySystem] currentClockCycle = 19
channel 0: isWr: writing to addr = 64
current clock cycle = 20
current clock cycle = 20
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1011
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 19
[MultiChannelMemorySystem] currentClockCycle = 20
channel 0: isWr: writing to addr = 64
current clock cycle = 21
current clock cycle = 21
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1012
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 20
[MultiChannelMemorySystem] currentClockCycle = 21
channel 0: isWr: writing to addr = 64
current clock cycle = 22
current clock cycle = 22
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1013
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 21
[MultiChannelMemorySystem] currentClockCycle = 22
channel 0: isWr: writing to addr = 64
current clock cycle = 23
current clock cycle = 23
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1014
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 22
[MultiChannelMemorySystem] currentClockCycle = 23
channel 0: isWr: writing to addr = 64
current clock cycle = 24
current clock cycle = 24
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1015
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 23
[MultiChannelMemorySystem] currentClockCycle = 24
channel 0: isWr: writing to addr = 64
current clock cycle = 25
current clock cycle = 25
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1016
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 24
[MultiChannelMemorySystem] currentClockCycle = 25
channel 0: isWr: writing to addr = 64
current clock cycle = 26
current clock cycle = 26
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1017
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 25
[MultiChannelMemorySystem] currentClockCycle = 26
channel 0: isWr: writing to addr = 64
current clock cycle = 27
current clock cycle = 27
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1018
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 26
[MultiChannelMemorySystem] currentClockCycle = 27
channel 0: isWr: writing to addr = 64
current clock cycle = 28
current clock cycle = 28
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1019
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 27
[MultiChannelMemorySystem] currentClockCycle = 28
channel 0: isWr: writing to addr = 64
current clock cycle = 29
current clock cycle = 29
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x101a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 28
[MultiChannelMemorySystem] currentClockCycle = 29
channel 0: isWr: writing to addr = 64
current clock cycle = 30
current clock cycle = 30
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x101b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 29
[MultiChannelMemorySystem] currentClockCycle = 30
channel 0: isWr: writing to addr = 64
current clock cycle = 32
current clock cycle = 32
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x101c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 30
[MultiChannelMemorySystem] currentClockCycle = 32
channel 0: isWr: writing to addr = 64
current clock cycle = 33
current clock cycle = 33
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x101d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 31
[MultiChannelMemorySystem] currentClockCycle = 33
[Callback] read complete: channel = 0, address = 0x40, cycle = 33
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 64
current clock cycle = 34
current clock cycle = 34
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x101e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 32
[MultiChannelMemorySystem] currentClockCycle = 34
channel 0: isWr: writing to addr = 64
current clock cycle = 35
current clock cycle = 35
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x101f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 33
[MultiChannelMemorySystem] currentClockCycle = 35
channel 0: isWr: writing to addr = 64
current clock cycle = 36
current clock cycle = 36
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1020
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 34
[MultiChannelMemorySystem] currentClockCycle = 36
channel 0: isWr: writing to addr = 64
current clock cycle = 37
current clock cycle = 37
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1021
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 35
[MultiChannelMemorySystem] currentClockCycle = 37
[Callback] read complete: channel = 0, address = 0x40, cycle = 37
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 64
current clock cycle = 38
current clock cycle = 38
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1022
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 36
[MultiChannelMemorySystem] currentClockCycle = 38
channel 0: isWr: writing to addr = 64
current clock cycle = 39
current clock cycle = 39
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1023
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 37
[MultiChannelMemorySystem] currentClockCycle = 39
channel 0: isWr: writing to addr = 64
current clock cycle = 40
current clock cycle = 40
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1024
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 38
[MultiChannelMemorySystem] currentClockCycle = 40
channel 0: isWr: writing to addr = 64
current clock cycle = 41
current clock cycle = 41
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1025
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 39
[MultiChannelMemorySystem] currentClockCycle = 41
[Callback] read complete: channel = 0, address = 0x40, cycle = 41
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 64
current clock cycle = 42
current clock cycle = 42
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1026
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 40
[MultiChannelMemorySystem] currentClockCycle = 42
channel 0: isWr: writing to addr = 64
current clock cycle = 43
current clock cycle = 43
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1027
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 41
[MultiChannelMemorySystem] currentClockCycle = 43
channel 0: isWr: writing to addr = 64
current clock cycle = 44
current clock cycle = 44
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1028
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 42
[MultiChannelMemorySystem] currentClockCycle = 44
channel 0: isWr: writing to addr = 64
current clock cycle = 45
current clock cycle = 45
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1029
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 43
[MultiChannelMemorySystem] currentClockCycle = 45
[Callback] read complete: channel = 0, address = 0x40, cycle = 45
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 47
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 64
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
current clock cycle = 47
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x102a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 44
[MultiChannelMemorySystem] currentClockCycle = 47
channel 0: isWr: writing to addr = 64
current clock cycle = 48
current clock cycle = 48
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x102b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 45
[MultiChannelMemorySystem] currentClockCycle = 48
channel 0: isWr: writing to addr = 64
current clock cycle = 49
current clock cycle = 49
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x102c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 46
[MultiChannelMemorySystem] currentClockCycle = 49
[Callback] read complete: channel = 0, address = 0x40, cycle = 49
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 50
channel 0: isWr: writing to addr = 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
current clock cycle = 50
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x102d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 47
[MultiChannelMemorySystem] currentClockCycle = 50
channel 0: isWr: writing to addr = 64
current clock cycle = 51
current clock cycle = 51
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x102e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 48
[MultiChannelMemorySystem] currentClockCycle = 51
channel 0: isWr: writing to addr = 64
current clock cycle = 52
current clock cycle = 52
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x102f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 49
[MultiChannelMemorySystem] currentClockCycle = 52
channel 0: isWr: writing to addr = 64
current clock cycle = 53
current clock cycle = 53
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1030
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 50
[MultiChannelMemorySystem] currentClockCycle = 53
channel 0: isWr: writing to addr = 64
current clock cycle = 54
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
current clock cycle = 54
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1031
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 51
[MultiChannelMemorySystem] currentClockCycle = 54
channel 0: isWr: writing to addr = 64
current clock cycle = 55
current clock cycle = 55
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1032
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 52
[MultiChannelMemorySystem] currentClockCycle = 55
channel 0: isWr: writing to addr = 64
current clock cycle = 56
current clock cycle = 56
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1033
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 53
[MultiChannelMemorySystem] currentClockCycle = 56
channel 0: isWr: writing to addr = 64
current clock cycle = 57
current clock cycle = 57
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1034
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 54
[MultiChannelMemorySystem] currentClockCycle = 57
channel 0: isWr: writing to addr = 64
current clock cycle = 58
current clock cycle = 58
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1035
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 55
[MultiChannelMemorySystem] currentClockCycle = 58
channel 0: isWr: writing to addr = 64
current clock cycle = 59
current clock cycle = 59
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1036
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 56
[MultiChannelMemorySystem] currentClockCycle = 59
channel 0: isWr: writing to addr = 64
current clock cycle = 60
current clock cycle = 60
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1037
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 57
[MultiChannelMemorySystem] currentClockCycle = 60
channel 0: isWr: writing to addr = 64
current clock cycle = 62
current clock cycle = 62
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1038
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 58
[MultiChannelMemorySystem] currentClockCycle = 62
channel 0: isWr: writing to addr = 64
current clock cycle = 63
current clock cycle = 63
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1039
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 59
[MultiChannelMemorySystem] currentClockCycle = 63
channel 0: isWr: writing to addr = 64
current clock cycle = 64
current clock cycle = 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x103a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 60
[MultiChannelMemorySystem] currentClockCycle = 64
channel 0: isWr: writing to addr = 64
current clock cycle = 65
current clock cycle = 65
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x103b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 61
[MultiChannelMemorySystem] currentClockCycle = 65
channel 0: isWr: writing to addr = 64
current clock cycle = 66
current clock cycle = 66
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x103c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 62
[MultiChannelMemorySystem] currentClockCycle = 66
channel 0: isWr: writing to addr = 64
current clock cycle = 67
current clock cycle = 67
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x103d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 63
[MultiChannelMemorySystem] currentClockCycle = 67
channel 0: isWr: writing to addr = 64
current clock cycle = 68
current clock cycle = 68
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x103e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 64
[MultiChannelMemorySystem] currentClockCycle = 68
channel 0: isWr: writing to addr = 64
current clock cycle = 69
current clock cycle = 69
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x103f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 65
[MultiChannelMemorySystem] currentClockCycle = 69
channel 0: isWr: writing to addr = 64
current clock cycle = 70
current clock cycle = 70
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1040
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 66
[MultiChannelMemorySystem] currentClockCycle = 70
channel 0: isWr: writing to addr = 65
current clock cycle = 71
current clock cycle = 71
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1041
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 67
[MultiChannelMemorySystem] currentClockCycle = 71
channel 0: isWr: writing to addr = 65
current clock cycle = 72
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 72
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1042
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 68
[MultiChannelMemorySystem] currentClockCycle = 72
channel 0: isWr: writing to addr = 65
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 73
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 73
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1043
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 69
[MultiChannelMemorySystem] currentClockCycle = 73
channel 0: isWr: writing to addr = 65
current clock cycle = 74
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 74
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1044
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 70
[MultiChannelMemorySystem] currentClockCycle = 74
[Callback] read complete: channel = 0, address = 0x40, cycle = 74
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 75
WARNING: address 0x41 is not aligned to the request size of 64
starting getting tags 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
channel 0: isWr: writing to addr = 65
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1045
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
current clock cycle = 75
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 71
[MultiChannelMemorySystem] currentClockCycle = 75
channel 0: isWr: writing to addr = 65
current clock cycle = 77
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 77
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1046
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 72
[MultiChannelMemorySystem] currentClockCycle = 77
channel 0: isWr: writing to addr = 65
current clock cycle = 78
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 78
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1047
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 73
[MultiChannelMemorySystem] currentClockCycle = 78
[Callback] read complete: channel = 0, address = 0x40, cycle = 78
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 79
WARNING: address 0x41 is not aligned to the request size of 64
starting getting tags 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
channel 0: isWr: writing to addr = 65
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1048
current clock cycle = 79
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 74
[MultiChannelMemorySystem] currentClockCycle = 79
channel 0: isWr: writing to addr = 65
current clock cycle = 80
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 80
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1049
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 75
[MultiChannelMemorySystem] currentClockCycle = 80
channel 0: isWr: writing to addr = 65
current clock cycle = 81
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 81
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x104a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 76
[MultiChannelMemorySystem] currentClockCycle = 81
channel 0: isWr: writing to addr = 65
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 82
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 82
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x104b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 77
[MultiChannelMemorySystem] currentClockCycle = 82
[Callback] read complete: channel = 0, address = 0x40, cycle = 82
starting getting tags 
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 83
WARNING: address 0x41 is not aligned to the request size of 64
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 65
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 83
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x104c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 78
[MultiChannelMemorySystem] currentClockCycle = 83
channel 0: isWr: writing to addr = 65
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 84
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
current clock cycle = 84
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x104d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 79
[MultiChannelMemorySystem] currentClockCycle = 84
channel 0: isWr: writing to addr = 65
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 85
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 85
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x104e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 80
[MultiChannelMemorySystem] currentClockCycle = 85
channel 0: isWr: writing to addr = 65
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 86
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 86
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x104f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 81
[MultiChannelMemorySystem] currentClockCycle = 86
[Callback] read complete: channel = 0, address = 0x40, cycle = 86
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 87
WARNING: address 0x41 is not aligned to the request size of 64
starting getting tags 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
channel 0: isWr: writing to addr = 65
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1050
current clock cycle = 87
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 82
[MultiChannelMemorySystem] currentClockCycle = 87
channel 0: isWr: writing to addr = 65
current clock cycle = 88
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 88
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1051
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 83
[MultiChannelMemorySystem] currentClockCycle = 88
channel 0: isWr: writing to addr = 65
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 89
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 89
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1052
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 84
[MultiChannelMemorySystem] currentClockCycle = 89
channel 0: isWr: writing to addr = 65
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 90
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 90
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1053
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 85
[MultiChannelMemorySystem] currentClockCycle = 90
[Callback] read complete: channel = 0, address = 0x40, cycle = 90
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 92
WARNING: address 0x41 is not aligned to the request size of 64
starting getting tags 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
channel 0: isWr: writing to addr = 65
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1054
current clock cycle = 92
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 86
[MultiChannelMemorySystem] currentClockCycle = 92
channel 0: isWr: writing to addr = 65
current clock cycle = 93
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 93
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1055
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 87
[MultiChannelMemorySystem] currentClockCycle = 93
channel 0: isWr: writing to addr = 65
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 94
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 94
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1056
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 88
[MultiChannelMemorySystem] currentClockCycle = 94
channel 0: isWr: writing to addr = 65
current clock cycle = 95
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 95
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1057
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 89
[MultiChannelMemorySystem] currentClockCycle = 95
channel 0: isWr: writing to addr = 65
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 96
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 96
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1058
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 90
[MultiChannelMemorySystem] currentClockCycle = 96
channel 0: isWr: writing to addr = 65
current clock cycle = 97
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 97
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1059
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 91
[MultiChannelMemorySystem] currentClockCycle = 97
channel 0: isWr: writing to addr = 65
current clock cycle = 98
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 98
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x105a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 92
[MultiChannelMemorySystem] currentClockCycle = 98
channel 0: isWr: writing to addr = 65
current clock cycle = 99
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 99
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x105b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 93
[MultiChannelMemorySystem] currentClockCycle = 99
channel 0: isWr: writing to addr = 65
current clock cycle = 100
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 100
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x105c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 94
[MultiChannelMemorySystem] currentClockCycle = 100
channel 0: isWr: writing to addr = 65
current clock cycle = 101
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 101
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x105d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 95
[MultiChannelMemorySystem] currentClockCycle = 101
channel 0: isWr: writing to addr = 65
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 102
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 102
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x105e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 96
[MultiChannelMemorySystem] currentClockCycle = 102
channel 0: isWr: writing to addr = 65
current clock cycle = 103
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 103
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x105f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 97
[MultiChannelMemorySystem] currentClockCycle = 103
channel 0: isWr: writing to addr = 65
current clock cycle = 104
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 104
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1060
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 98
[MultiChannelMemorySystem] currentClockCycle = 104
channel 0: isWr: writing to addr = 65
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 105
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 105
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1061
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 99
[MultiChannelMemorySystem] currentClockCycle = 105
channel 0: isWr: writing to addr = 65
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 107
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 107
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1062
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 100
[MultiChannelMemorySystem] currentClockCycle = 107
channel 0: isWr: writing to addr = 65
current clock cycle = 108
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 108
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1063
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 101
[MultiChannelMemorySystem] currentClockCycle = 108
channel 0: isWr: writing to addr = 65
current clock cycle = 109
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 109
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1064
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 102
[MultiChannelMemorySystem] currentClockCycle = 109
channel 0: isWr: writing to addr = 65
current clock cycle = 110
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 110
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1065
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 103
[MultiChannelMemorySystem] currentClockCycle = 110
channel 0: isWr: writing to addr = 65
current clock cycle = 111
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 111
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1066
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 104
[MultiChannelMemorySystem] currentClockCycle = 111
channel 0: isWr: writing to addr = 65
current clock cycle = 112
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 112
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1067
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 105
[MultiChannelMemorySystem] currentClockCycle = 112
channel 0: isWr: writing to addr = 65
current clock cycle = 113
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 113
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1068
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 106
[MultiChannelMemorySystem] currentClockCycle = 113
channel 0: isWr: writing to addr = 65
current clock cycle = 114
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 114
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1069
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 107
[MultiChannelMemorySystem] currentClockCycle = 114
channel 0: isWr: writing to addr = 65
current clock cycle = 115
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 115
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x106a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 108
[MultiChannelMemorySystem] currentClockCycle = 115
[Callback] read complete: channel = 0, address = 0x40, cycle = 115
starting getting tags 
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 116
WARNING: address 0x41 is not aligned to the request size of 64
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 65
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 116
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x106b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 109
[MultiChannelMemorySystem] currentClockCycle = 116
channel 0: isWr: writing to addr = 65
current clock cycle = 117
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 117
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x106c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 110
[MultiChannelMemorySystem] currentClockCycle = 117
channel 0: isWr: writing to addr = 65
current clock cycle = 118
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 118
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x106d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 111
[MultiChannelMemorySystem] currentClockCycle = 118
channel 0: isWr: writing to addr = 65
current clock cycle = 119
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 119
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x106e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 112
[MultiChannelMemorySystem] currentClockCycle = 119
[Callback] read complete: channel = 0, address = 0x40, cycle = 119
starting getting tags 
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 120
WARNING: address 0x41 is not aligned to the request size of 64
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 65
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 120
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x106f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 113
[MultiChannelMemorySystem] currentClockCycle = 120
channel 0: isWr: writing to addr = 65
current clock cycle = 122
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 122
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1070
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 114
[MultiChannelMemorySystem] currentClockCycle = 122
channel 0: isWr: writing to addr = 65
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 123
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 123
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1071
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 115
[MultiChannelMemorySystem] currentClockCycle = 123
[Callback] read complete: channel = 0, address = 0x40, cycle = 123
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 124
WARNING: address 0x41 is not aligned to the request size of 64
starting getting tags 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
channel 0: isWr: writing to addr = 65
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1072
current clock cycle = 124
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 116
[MultiChannelMemorySystem] currentClockCycle = 124
channel 0: isWr: writing to addr = 65
current clock cycle = 125
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 125
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1073
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 117
[MultiChannelMemorySystem] currentClockCycle = 125
channel 0: isWr: writing to addr = 65
current clock cycle = 126
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 126
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1074
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 118
[MultiChannelMemorySystem] currentClockCycle = 126
channel 0: isWr: writing to addr = 65
current clock cycle = 127
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 127
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1075
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 119
[MultiChannelMemorySystem] currentClockCycle = 127
[Callback] read complete: channel = 0, address = 0x40, cycle = 127
starting getting tags 
starting getting rdataVec from dataMap 
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 128
WARNING: address 0x41 is not aligned to the request size of 64
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
channel 0: isWr: writing to addr = 65
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
current clock cycle = 128
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1076
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 120
[MultiChannelMemorySystem] currentClockCycle = 128
channel 0: isWr: writing to addr = 65
current clock cycle = 129
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 129
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1077
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 121
[MultiChannelMemorySystem] currentClockCycle = 129
channel 0: isWr: writing to addr = 65
current clock cycle = 130
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 130
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1078
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 122
[MultiChannelMemorySystem] currentClockCycle = 130
channel 0: isWr: writing to addr = 65
current clock cycle = 131
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 131
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1079
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 123
[MultiChannelMemorySystem] currentClockCycle = 131
[Callback] read complete: channel = 0, address = 0x40, cycle = 131
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 132
WARNING: address 0x41 is not aligned to the request size of 64
starting getting tags 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
channel 0: isWr: writing to addr = 65
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x107a
current clock cycle = 132
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 124
[MultiChannelMemorySystem] currentClockCycle = 132
channel 0: isWr: writing to addr = 65
current clock cycle = 133
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 133
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x107b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 125
[MultiChannelMemorySystem] currentClockCycle = 133
channel 0: isWr: writing to addr = 65
current clock cycle = 134
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 134
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x107c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 126
[MultiChannelMemorySystem] currentClockCycle = 134
channel 0: isWr: writing to addr = 65
current clock cycle = 135
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 135
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x107d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 127
[MultiChannelMemorySystem] currentClockCycle = 135
channel 0: isWr: writing to addr = 65
current clock cycle = 137
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 137
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x107e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 128
[MultiChannelMemorySystem] currentClockCycle = 137
channel 0: isWr: writing to addr = 65
current clock cycle = 138
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 138
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x107f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 129
[MultiChannelMemorySystem] currentClockCycle = 138
channel 0: isWr: writing to addr = 65
current clock cycle = 139
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 139
WARNING: address 0x41 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1080
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 130
[MultiChannelMemorySystem] currentClockCycle = 139
channel 0: isWr: writing to addr = 66
current clock cycle = 140
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 140
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1081
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 131
[MultiChannelMemorySystem] currentClockCycle = 140
channel 0: isWr: writing to addr = 66
current clock cycle = 141
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 141
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1082
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 132
[MultiChannelMemorySystem] currentClockCycle = 141
channel 0: isWr: writing to addr = 66
current clock cycle = 142
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 142
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1083
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 133
[MultiChannelMemorySystem] currentClockCycle = 142
channel 0: isWr: writing to addr = 66
current clock cycle = 143
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 143
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1084
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 134
[MultiChannelMemorySystem] currentClockCycle = 143
channel 0: isWr: writing to addr = 66
current clock cycle = 144
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 144
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1085
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 135
[MultiChannelMemorySystem] currentClockCycle = 144
channel 0: isWr: writing to addr = 66
current clock cycle = 145
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 145
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1086
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 136
[MultiChannelMemorySystem] currentClockCycle = 145
channel 0: isWr: writing to addr = 66
current clock cycle = 146
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 146
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1087
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 137
[MultiChannelMemorySystem] currentClockCycle = 146
channel 0: isWr: writing to addr = 66
current clock cycle = 147
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 147
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1088
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 138
[MultiChannelMemorySystem] currentClockCycle = 147
channel 0: isWr: writing to addr = 66
current clock cycle = 148
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 148
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1089
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 139
[MultiChannelMemorySystem] currentClockCycle = 148
channel 0: isWr: writing to addr = 66
current clock cycle = 149
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 149
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x108a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 140
[MultiChannelMemorySystem] currentClockCycle = 149
channel 0: isWr: writing to addr = 66
current clock cycle = 150
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 150
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x108b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 141
[MultiChannelMemorySystem] currentClockCycle = 150
channel 0: isWr: writing to addr = 66
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 152
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 152
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x108c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 142
[MultiChannelMemorySystem] currentClockCycle = 152
channel 0: isWr: writing to addr = 66
current clock cycle = 153
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 153
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x108d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 143
[MultiChannelMemorySystem] currentClockCycle = 153
channel 0: isWr: writing to addr = 66
current clock cycle = 154
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 154
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x108e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 144
[MultiChannelMemorySystem] currentClockCycle = 154
channel 0: isWr: writing to addr = 66
current clock cycle = 155
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 155
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x108f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 145
[MultiChannelMemorySystem] currentClockCycle = 155
channel 0: isWr: writing to addr = 66
current clock cycle = 156
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 156
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1090
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 146
[MultiChannelMemorySystem] currentClockCycle = 156
[Callback] read complete: channel = 0, address = 0x40, cycle = 156
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 157
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 66
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 157
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1091
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 147
[MultiChannelMemorySystem] currentClockCycle = 157
channel 0: isWr: writing to addr = 66
current clock cycle = 158
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 158
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1092
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 148
[MultiChannelMemorySystem] currentClockCycle = 158
channel 0: isWr: writing to addr = 66
current clock cycle = 159
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 159
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1093
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 149
[MultiChannelMemorySystem] currentClockCycle = 159
channel 0: isWr: writing to addr = 66
current clock cycle = 160
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 160
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1094
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 150
[MultiChannelMemorySystem] currentClockCycle = 160
[Callback] read complete: channel = 0, address = 0x40, cycle = 160
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 161
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 66
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 161
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1095
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 151
[MultiChannelMemorySystem] currentClockCycle = 161
channel 0: isWr: writing to addr = 66
current clock cycle = 162
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 162
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1096
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 152
[MultiChannelMemorySystem] currentClockCycle = 162
channel 0: isWr: writing to addr = 66
current clock cycle = 163
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 163
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1097
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 153
[MultiChannelMemorySystem] currentClockCycle = 163
channel 0: isWr: writing to addr = 66
current clock cycle = 164
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 164
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1098
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 154
[MultiChannelMemorySystem] currentClockCycle = 164
[Callback] read complete: channel = 0, address = 0x40, cycle = 164
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 165
WARNING: address 0x42 is not aligned to the request size of 64
channel 0: isWr: writing to addr = 66
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
current clock cycle = 165
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1099
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 155
[MultiChannelMemorySystem] currentClockCycle = 165
channel 0: isWr: writing to addr = 66
current clock cycle = 167
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 167
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x109a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 156
[MultiChannelMemorySystem] currentClockCycle = 167
channel 0: isWr: writing to addr = 66
current clock cycle = 168
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 168
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x109b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 157
[MultiChannelMemorySystem] currentClockCycle = 168
[Callback] read complete: channel = 0, address = 0x40, cycle = 168
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 169
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 66
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 169
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x109c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 158
[MultiChannelMemorySystem] currentClockCycle = 169
channel 0: isWr: writing to addr = 66
current clock cycle = 170
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 170
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x109d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 159
[MultiChannelMemorySystem] currentClockCycle = 170
channel 0: isWr: writing to addr = 66
current clock cycle = 171
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 171
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x109e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 160
[MultiChannelMemorySystem] currentClockCycle = 171
channel 0: isWr: writing to addr = 66
current clock cycle = 172
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 172
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x109f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 161
[MultiChannelMemorySystem] currentClockCycle = 172
[Callback] read complete: channel = 0, address = 0x40, cycle = 172
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 173
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 66
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 173
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 162
[MultiChannelMemorySystem] currentClockCycle = 173
channel 0: isWr: writing to addr = 66
current clock cycle = 174
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 174
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 163
[MultiChannelMemorySystem] currentClockCycle = 174
channel 0: isWr: writing to addr = 66
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 175
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 175
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 164
[MultiChannelMemorySystem] currentClockCycle = 175
channel 0: isWr: writing to addr = 66
current clock cycle = 176
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 176
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 165
[MultiChannelMemorySystem] currentClockCycle = 176
channel 0: isWr: writing to addr = 66
current clock cycle = 177
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 177
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 166
[MultiChannelMemorySystem] currentClockCycle = 177
channel 0: isWr: writing to addr = 66
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 178
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 178
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 167
[MultiChannelMemorySystem] currentClockCycle = 178
channel 0: isWr: writing to addr = 66
current clock cycle = 179
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 179
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 168
[MultiChannelMemorySystem] currentClockCycle = 179
channel 0: isWr: writing to addr = 66
current clock cycle = 180
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 180
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 169
[MultiChannelMemorySystem] currentClockCycle = 180
channel 0: isWr: writing to addr = 66
current clock cycle = 182
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 182
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 170
[MultiChannelMemorySystem] currentClockCycle = 182
channel 0: isWr: writing to addr = 66
current clock cycle = 183
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 183
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 171
[MultiChannelMemorySystem] currentClockCycle = 183
channel 0: isWr: writing to addr = 66
current clock cycle = 184
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 184
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10aa
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 172
[MultiChannelMemorySystem] currentClockCycle = 184
channel 0: isWr: writing to addr = 66
current clock cycle = 185
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 185
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ab
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 173
[MultiChannelMemorySystem] currentClockCycle = 185
channel 0: isWr: writing to addr = 66
current clock cycle = 186
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 186
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ac
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 174
[MultiChannelMemorySystem] currentClockCycle = 186
channel 0: isWr: writing to addr = 66
current clock cycle = 187
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 187
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ad
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 175
[MultiChannelMemorySystem] currentClockCycle = 187
channel 0: isWr: writing to addr = 66
current clock cycle = 188
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 188
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ae
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 176
[MultiChannelMemorySystem] currentClockCycle = 188
channel 0: isWr: writing to addr = 66
current clock cycle = 189
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 189
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10af
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 177
[MultiChannelMemorySystem] currentClockCycle = 189
channel 0: isWr: writing to addr = 66
current clock cycle = 190
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 190
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 178
[MultiChannelMemorySystem] currentClockCycle = 190
channel 0: isWr: writing to addr = 66
current clock cycle = 191
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 191
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 179
[MultiChannelMemorySystem] currentClockCycle = 191
channel 0: isWr: writing to addr = 66
current clock cycle = 192
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 192
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 180
[MultiChannelMemorySystem] currentClockCycle = 192
channel 0: isWr: writing to addr = 66
current clock cycle = 193
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 193
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 181
[MultiChannelMemorySystem] currentClockCycle = 193
channel 0: isWr: writing to addr = 66
current clock cycle = 194
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 194
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 182
[MultiChannelMemorySystem] currentClockCycle = 194
channel 0: isWr: writing to addr = 66
current clock cycle = 195
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 195
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 183
[MultiChannelMemorySystem] currentClockCycle = 195
channel 0: isWr: writing to addr = 66
current clock cycle = 197
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 197
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 184
[MultiChannelMemorySystem] currentClockCycle = 197
[Callback] read complete: channel = 0, address = 0x40, cycle = 197
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 198
WARNING: address 0x42 is not aligned to the request size of 64
channel 0: isWr: writing to addr = 66
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
current clock cycle = 198
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 185
[MultiChannelMemorySystem] currentClockCycle = 198
channel 0: isWr: writing to addr = 66
current clock cycle = 199
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 199
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 186
[MultiChannelMemorySystem] currentClockCycle = 199
channel 0: isWr: writing to addr = 66
current clock cycle = 200
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 200
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 187
[MultiChannelMemorySystem] currentClockCycle = 200
channel 0: isWr: writing to addr = 66
current clock cycle = 201
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 201
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ba
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 188
[MultiChannelMemorySystem] currentClockCycle = 201
[Callback] read complete: channel = 0, address = 0x40, cycle = 201
starting getting tags 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 202
WARNING: address 0x42 is not aligned to the request size of 64
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 66
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 202
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10bb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 189
[MultiChannelMemorySystem] currentClockCycle = 202
channel 0: isWr: writing to addr = 66
current clock cycle = 203
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 203
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10bc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 190
[MultiChannelMemorySystem] currentClockCycle = 203
channel 0: isWr: writing to addr = 66
current clock cycle = 204
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 204
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10bd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 191
[MultiChannelMemorySystem] currentClockCycle = 204
channel 0: isWr: writing to addr = 66
current clock cycle = 205
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 205
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10be
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 192
[MultiChannelMemorySystem] currentClockCycle = 205
[Callback] read complete: channel = 0, address = 0x40, cycle = 205
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 206
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 66
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 206
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10bf
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 193
[MultiChannelMemorySystem] currentClockCycle = 206
channel 0: isWr: writing to addr = 66
current clock cycle = 207
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 207
WARNING: address 0x42 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 194
[MultiChannelMemorySystem] currentClockCycle = 207
channel 0: isWr: writing to addr = 67
current clock cycle = 208
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 208
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 195
[MultiChannelMemorySystem] currentClockCycle = 208
channel 0: isWr: writing to addr = 67
current clock cycle = 209
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 209
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 196
[MultiChannelMemorySystem] currentClockCycle = 209
[Callback] read complete: channel = 0, address = 0x40, cycle = 209
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 67
current clock cycle = 210
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 210
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 197
[MultiChannelMemorySystem] currentClockCycle = 210
channel 0: isWr: writing to addr = 67
current clock cycle = 212
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 212
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 198
[MultiChannelMemorySystem] currentClockCycle = 212
channel 0: isWr: writing to addr = 67
current clock cycle = 213
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 213
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 199
[MultiChannelMemorySystem] currentClockCycle = 213
[Callback] read complete: channel = 0, address = 0x40, cycle = 213
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 214
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 67
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 214
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 200
[MultiChannelMemorySystem] currentClockCycle = 214
channel 0: isWr: writing to addr = 67
current clock cycle = 215
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 215
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 201
[MultiChannelMemorySystem] currentClockCycle = 215
channel 0: isWr: writing to addr = 67
current clock cycle = 216
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 216
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 202
[MultiChannelMemorySystem] currentClockCycle = 216
channel 0: isWr: writing to addr = 67
current clock cycle = 217
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 217
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 203
[MultiChannelMemorySystem] currentClockCycle = 217
channel 0: isWr: writing to addr = 67
current clock cycle = 218
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 218
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ca
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 204
[MultiChannelMemorySystem] currentClockCycle = 218
channel 0: isWr: writing to addr = 67
current clock cycle = 219
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 219
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10cb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 205
[MultiChannelMemorySystem] currentClockCycle = 219
channel 0: isWr: writing to addr = 67
current clock cycle = 220
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 220
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10cc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 206
[MultiChannelMemorySystem] currentClockCycle = 220
channel 0: isWr: writing to addr = 67
current clock cycle = 221
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 221
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10cd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 207
[MultiChannelMemorySystem] currentClockCycle = 221
channel 0: isWr: writing to addr = 67
current clock cycle = 222
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 222
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ce
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 208
[MultiChannelMemorySystem] currentClockCycle = 222
channel 0: isWr: writing to addr = 67
current clock cycle = 223
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 223
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10cf
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 209
[MultiChannelMemorySystem] currentClockCycle = 223
channel 0: isWr: writing to addr = 67
current clock cycle = 224
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 224
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 210
[MultiChannelMemorySystem] currentClockCycle = 224
channel 0: isWr: writing to addr = 67
current clock cycle = 225
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 225
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 211
[MultiChannelMemorySystem] currentClockCycle = 225
channel 0: isWr: writing to addr = 67
current clock cycle = 227
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 227
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 212
[MultiChannelMemorySystem] currentClockCycle = 227
channel 0: isWr: writing to addr = 67
current clock cycle = 228
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 228
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 213
[MultiChannelMemorySystem] currentClockCycle = 228
channel 0: isWr: writing to addr = 67
current clock cycle = 229
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 229
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 214
[MultiChannelMemorySystem] currentClockCycle = 229
channel 0: isWr: writing to addr = 67
current clock cycle = 230
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 230
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 215
[MultiChannelMemorySystem] currentClockCycle = 230
channel 0: isWr: writing to addr = 67
current clock cycle = 231
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 231
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 216
[MultiChannelMemorySystem] currentClockCycle = 231
channel 0: isWr: writing to addr = 67
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 232
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 232
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 217
[MultiChannelMemorySystem] currentClockCycle = 232
channel 0: isWr: writing to addr = 67
current clock cycle = 233
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 233
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 218
[MultiChannelMemorySystem] currentClockCycle = 233
channel 0: isWr: writing to addr = 67
current clock cycle = 234
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 234
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 219
[MultiChannelMemorySystem] currentClockCycle = 234
channel 0: isWr: writing to addr = 67
current clock cycle = 235
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 235
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10da
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 220
[MultiChannelMemorySystem] currentClockCycle = 235
channel 0: isWr: writing to addr = 67
current clock cycle = 236
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 236
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10db
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 221
[MultiChannelMemorySystem] currentClockCycle = 236
channel 0: isWr: writing to addr = 67
current clock cycle = 237
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 237
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10dc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 222
[MultiChannelMemorySystem] currentClockCycle = 237
channel 0: isWr: writing to addr = 67
current clock cycle = 238
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 238
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10dd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 223
[MultiChannelMemorySystem] currentClockCycle = 238
[Callback] read complete: channel = 0, address = 0x40, cycle = 238
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 239
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 67
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 239
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10de
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 224
[MultiChannelMemorySystem] currentClockCycle = 239
channel 0: isWr: writing to addr = 67
current clock cycle = 240
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 240
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10df
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 225
[MultiChannelMemorySystem] currentClockCycle = 240
channel 0: isWr: writing to addr = 67
current clock cycle = 242
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 242
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 226
[MultiChannelMemorySystem] currentClockCycle = 242
[Callback] read complete: channel = 0, address = 0x40, cycle = 242
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 243
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 67
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 243
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 227
[MultiChannelMemorySystem] currentClockCycle = 243
channel 0: isWr: writing to addr = 67
current clock cycle = 244
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 244
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 228
[MultiChannelMemorySystem] currentClockCycle = 244
channel 0: isWr: writing to addr = 67
current clock cycle = 245
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 245
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 229
[MultiChannelMemorySystem] currentClockCycle = 245
channel 0: isWr: writing to addr = 67
current clock cycle = 246
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 246
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 230
[MultiChannelMemorySystem] currentClockCycle = 246
[Callback] read complete: channel = 0, address = 0x40, cycle = 246
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 247
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 67
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 247
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 231
[MultiChannelMemorySystem] currentClockCycle = 247
channel 0: isWr: writing to addr = 67
current clock cycle = 248
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 248
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 232
[MultiChannelMemorySystem] currentClockCycle = 248
channel 0: isWr: writing to addr = 67
current clock cycle = 249
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 249
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 233
[MultiChannelMemorySystem] currentClockCycle = 249
channel 0: isWr: writing to addr = 67
current clock cycle = 250
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 250
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 234
[MultiChannelMemorySystem] currentClockCycle = 250
[Callback] read complete: channel = 0, address = 0x40, cycle = 250
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 251
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 67
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
current clock cycle = 251
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 235
[MultiChannelMemorySystem] currentClockCycle = 251
channel 0: isWr: writing to addr = 67
current clock cycle = 252
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 252
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ea
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 236
[MultiChannelMemorySystem] currentClockCycle = 252
channel 0: isWr: writing to addr = 67
current clock cycle = 253
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 253
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10eb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 237
[MultiChannelMemorySystem] currentClockCycle = 253
channel 0: isWr: writing to addr = 67
current clock cycle = 254
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 254
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ec
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 238
[MultiChannelMemorySystem] currentClockCycle = 254
[Callback] read complete: channel = 0, address = 0x40, cycle = 254
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 255
WARNING: address 0x43 is not aligned to the request size of 64
channel 0: isWr: writing to addr = 67
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
current clock cycle = 255
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ed
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 239
[MultiChannelMemorySystem] currentClockCycle = 255
channel 0: isWr: writing to addr = 67
current clock cycle = 257
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 257
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ee
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 240
[MultiChannelMemorySystem] currentClockCycle = 257
channel 0: isWr: writing to addr = 67
current clock cycle = 258
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 258
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ef
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 241
[MultiChannelMemorySystem] currentClockCycle = 258
channel 0: isWr: writing to addr = 67
current clock cycle = 259
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 259
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 242
[MultiChannelMemorySystem] currentClockCycle = 259
channel 0: isWr: writing to addr = 67
current clock cycle = 260
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 260
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 243
[MultiChannelMemorySystem] currentClockCycle = 260
channel 0: isWr: writing to addr = 67
current clock cycle = 261
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 261
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 244
[MultiChannelMemorySystem] currentClockCycle = 261
channel 0: isWr: writing to addr = 67
current clock cycle = 262
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 262
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 245
[MultiChannelMemorySystem] currentClockCycle = 262
channel 0: isWr: writing to addr = 67
current clock cycle = 263
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 263
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 246
[MultiChannelMemorySystem] currentClockCycle = 263
channel 0: isWr: writing to addr = 67
current clock cycle = 264
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 264
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 247
[MultiChannelMemorySystem] currentClockCycle = 264
channel 0: isWr: writing to addr = 67
current clock cycle = 265
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 265
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 248
[MultiChannelMemorySystem] currentClockCycle = 265
channel 0: isWr: writing to addr = 67
current clock cycle = 266
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 266
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 249
[MultiChannelMemorySystem] currentClockCycle = 266
channel 0: isWr: writing to addr = 67
current clock cycle = 267
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 267
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 250
[MultiChannelMemorySystem] currentClockCycle = 267
channel 0: isWr: writing to addr = 67
current clock cycle = 268
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 268
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 251
[MultiChannelMemorySystem] currentClockCycle = 268
channel 0: isWr: writing to addr = 67
current clock cycle = 269
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 269
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10fa
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 252
[MultiChannelMemorySystem] currentClockCycle = 269
channel 0: isWr: writing to addr = 67
current clock cycle = 270
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 270
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10fb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 253
[MultiChannelMemorySystem] currentClockCycle = 270
channel 0: isWr: writing to addr = 67
current clock cycle = 272
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 272
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10fc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 254
[MultiChannelMemorySystem] currentClockCycle = 272
channel 0: isWr: writing to addr = 67
current clock cycle = 273
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 273
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10fd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 255
[MultiChannelMemorySystem] currentClockCycle = 273
channel 0: isWr: writing to addr = 67
current clock cycle = 274
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 274
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10fe
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 256
[MultiChannelMemorySystem] currentClockCycle = 274
channel 0: isWr: writing to addr = 67
current clock cycle = 275
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 275
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ff
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 257
[MultiChannelMemorySystem] currentClockCycle = 275
channel 0: isWr: writing to addr = 67
current clock cycle = 276
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 276
WARNING: address 0x43 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1100
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 258
[MultiChannelMemorySystem] currentClockCycle = 276
channel 0: isWr: writing to addr = 68
current clock cycle = 277
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 277
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1101
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 259
[MultiChannelMemorySystem] currentClockCycle = 277
channel 0: isWr: writing to addr = 68
current clock cycle = 278
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 278
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1102
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 260
[MultiChannelMemorySystem] currentClockCycle = 278
channel 0: isWr: writing to addr = 68
current clock cycle = 279
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 279
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1103
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 261
[MultiChannelMemorySystem] currentClockCycle = 279
[Callback] read complete: channel = 0, address = 0x40, cycle = 279
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 280
WARNING: address 0x44 is not aligned to the request size of 64
channel 0: isWr: writing to addr = 68
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
current clock cycle = 280
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1104
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 262
[MultiChannelMemorySystem] currentClockCycle = 280
channel 0: isWr: writing to addr = 68
current clock cycle = 281
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 281
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1105
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 263
[MultiChannelMemorySystem] currentClockCycle = 281
channel 0: isWr: writing to addr = 68
current clock cycle = 282
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 282
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1106
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 264
[MultiChannelMemorySystem] currentClockCycle = 282
channel 0: isWr: writing to addr = 68
current clock cycle = 283
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 283
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1107
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 265
[MultiChannelMemorySystem] currentClockCycle = 283
[Callback] read complete: channel = 0, address = 0x40, cycle = 283
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 284
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 68
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 284
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1108
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 266
[MultiChannelMemorySystem] currentClockCycle = 284
channel 0: isWr: writing to addr = 68
current clock cycle = 285
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 285
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1109
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 267
[MultiChannelMemorySystem] currentClockCycle = 285
channel 0: isWr: writing to addr = 68
current clock cycle = 287
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 287
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x110a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 268
[MultiChannelMemorySystem] currentClockCycle = 287
[Callback] read complete: channel = 0, address = 0x40, cycle = 287
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 288
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 68
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 288
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x110b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 269
[MultiChannelMemorySystem] currentClockCycle = 288
channel 0: isWr: writing to addr = 68
current clock cycle = 289
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 289
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x110c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 270
[MultiChannelMemorySystem] currentClockCycle = 289
channel 0: isWr: writing to addr = 68
current clock cycle = 290
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 290
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x110d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 271
[MultiChannelMemorySystem] currentClockCycle = 290
channel 0: isWr: writing to addr = 68
current clock cycle = 291
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 291
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x110e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 272
[MultiChannelMemorySystem] currentClockCycle = 291
[Callback] read complete: channel = 0, address = 0x40, cycle = 291
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 292
WARNING: address 0x44 is not aligned to the request size of 64
channel 0: isWr: writing to addr = 68
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
current clock cycle = 292
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x110f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 273
[MultiChannelMemorySystem] currentClockCycle = 292
channel 0: isWr: writing to addr = 68
current clock cycle = 293
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 293
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1110
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 274
[MultiChannelMemorySystem] currentClockCycle = 293
channel 0: isWr: writing to addr = 68
current clock cycle = 294
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 294
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1111
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 275
[MultiChannelMemorySystem] currentClockCycle = 294
channel 0: isWr: writing to addr = 68
current clock cycle = 295
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 295
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1112
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 276
[MultiChannelMemorySystem] currentClockCycle = 295
[Callback] read complete: channel = 0, address = 0x40, cycle = 295
starting getting tags 
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 296
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1113
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
channel 0: isWr: writing to addr = 68
current clock cycle = 296
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 277
[MultiChannelMemorySystem] currentClockCycle = 296
channel 0: isWr: writing to addr = 68
current clock cycle = 297
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 297
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1114
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 278
[MultiChannelMemorySystem] currentClockCycle = 297
channel 0: isWr: writing to addr = 68
current clock cycle = 298
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 298
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1115
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 279
[MultiChannelMemorySystem] currentClockCycle = 298
channel 0: isWr: writing to addr = 68
current clock cycle = 299
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 299
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1116
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 280
[MultiChannelMemorySystem] currentClockCycle = 299
channel 0: isWr: writing to addr = 68
current clock cycle = 300
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 300
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1117
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 281
[MultiChannelMemorySystem] currentClockCycle = 300
channel 0: isWr: writing to addr = 68
current clock cycle = 302
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 302
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1118
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 282
[MultiChannelMemorySystem] currentClockCycle = 302
channel 0: isWr: writing to addr = 68
current clock cycle = 303
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 303
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1119
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 283
[MultiChannelMemorySystem] currentClockCycle = 303
channel 0: isWr: writing to addr = 68
current clock cycle = 304
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 304
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x111a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 284
[MultiChannelMemorySystem] currentClockCycle = 304
channel 0: isWr: writing to addr = 68
current clock cycle = 305
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 305
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x111b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 285
[MultiChannelMemorySystem] currentClockCycle = 305
channel 0: isWr: writing to addr = 68
current clock cycle = 306
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 306
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x111c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 286
[MultiChannelMemorySystem] currentClockCycle = 306
channel 0: isWr: writing to addr = 68
current clock cycle = 307
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 307
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x111d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 287
[MultiChannelMemorySystem] currentClockCycle = 307
channel 0: isWr: writing to addr = 68
current clock cycle = 308
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 308
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x111e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 288
[MultiChannelMemorySystem] currentClockCycle = 308
channel 0: isWr: writing to addr = 68
current clock cycle = 309
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 309
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x111f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 289
[MultiChannelMemorySystem] currentClockCycle = 309
channel 0: isWr: writing to addr = 68
current clock cycle = 310
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 310
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1120
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 290
[MultiChannelMemorySystem] currentClockCycle = 310
channel 0: isWr: writing to addr = 68
current clock cycle = 311
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 311
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1121
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 291
[MultiChannelMemorySystem] currentClockCycle = 311
channel 0: isWr: writing to addr = 68
current clock cycle = 312
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 312
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1122
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 292
[MultiChannelMemorySystem] currentClockCycle = 312
channel 0: isWr: writing to addr = 68
current clock cycle = 313
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 313
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1123
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 293
[MultiChannelMemorySystem] currentClockCycle = 313
channel 0: isWr: writing to addr = 68
current clock cycle = 314
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 314
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1124
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 294
[MultiChannelMemorySystem] currentClockCycle = 314
channel 0: isWr: writing to addr = 68
current clock cycle = 315
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 315
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1125
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 295
[MultiChannelMemorySystem] currentClockCycle = 315
channel 0: isWr: writing to addr = 68
current clock cycle = 317
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 317
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1126
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 296
[MultiChannelMemorySystem] currentClockCycle = 317
channel 0: isWr: writing to addr = 68
current clock cycle = 318
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 318
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1127
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 297
[MultiChannelMemorySystem] currentClockCycle = 318
channel 0: isWr: writing to addr = 68
current clock cycle = 319
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 319
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1128
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 298
[MultiChannelMemorySystem] currentClockCycle = 319
channel 0: isWr: writing to addr = 68
current clock cycle = 320
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 320
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1129
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 299
[MultiChannelMemorySystem] currentClockCycle = 320
[Callback] read complete: channel = 0, address = 0x40, cycle = 320
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 321
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
channel 0: isWr: writing to addr = 68
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x112a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
current clock cycle = 321
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 300
[MultiChannelMemorySystem] currentClockCycle = 321
channel 0: isWr: writing to addr = 68
current clock cycle = 322
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 322
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x112b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 301
[MultiChannelMemorySystem] currentClockCycle = 322
channel 0: isWr: writing to addr = 68
current clock cycle = 323
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 323
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x112c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 302
[MultiChannelMemorySystem] currentClockCycle = 323
channel 0: isWr: writing to addr = 68
current clock cycle = 324
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 324
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x112d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 303
[MultiChannelMemorySystem] currentClockCycle = 324
[Callback] read complete: channel = 0, address = 0x40, cycle = 324
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 68
current clock cycle = 325
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 325
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x112e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 304
[MultiChannelMemorySystem] currentClockCycle = 325
channel 0: isWr: writing to addr = 68
current clock cycle = 326
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 326
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x112f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 305
[MultiChannelMemorySystem] currentClockCycle = 326
channel 0: isWr: writing to addr = 68
current clock cycle = 327
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 327
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1130
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 306
[MultiChannelMemorySystem] currentClockCycle = 327
channel 0: isWr: writing to addr = 68
current clock cycle = 328
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 328
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1131
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 307
[MultiChannelMemorySystem] currentClockCycle = 328
[Callback] read complete: channel = 0, address = 0x40, cycle = 328
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 68
current clock cycle = 329
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 329
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1132
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 308
[MultiChannelMemorySystem] currentClockCycle = 329
channel 0: isWr: writing to addr = 68
current clock cycle = 330
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 330
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1133
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 309
[MultiChannelMemorySystem] currentClockCycle = 330
channel 0: isWr: writing to addr = 68
current clock cycle = 332
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 332
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1134
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 310
[MultiChannelMemorySystem] currentClockCycle = 332
[Callback] read complete: channel = 0, address = 0x40, cycle = 332
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 68
current clock cycle = 333
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 333
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1135
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 311
[MultiChannelMemorySystem] currentClockCycle = 333
channel 0: isWr: writing to addr = 68
current clock cycle = 334
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 334
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1136
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 312
[MultiChannelMemorySystem] currentClockCycle = 334
channel 0: isWr: writing to addr = 68
current clock cycle = 335
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 335
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1137
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 313
[MultiChannelMemorySystem] currentClockCycle = 335
channel 0: isWr: writing to addr = 68
current clock cycle = 336
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 336
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1138
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 314
[MultiChannelMemorySystem] currentClockCycle = 336
[Callback] read complete: channel = 0, address = 0x40, cycle = 336
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 68
current clock cycle = 337
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 337
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1139
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 315
[MultiChannelMemorySystem] currentClockCycle = 337
channel 0: isWr: writing to addr = 68
current clock cycle = 338
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 338
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x113a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 316
[MultiChannelMemorySystem] currentClockCycle = 338
channel 0: isWr: writing to addr = 68
current clock cycle = 339
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 339
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x113b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 317
[MultiChannelMemorySystem] currentClockCycle = 339
channel 0: isWr: writing to addr = 68
current clock cycle = 340
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 340
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x113c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 318
[MultiChannelMemorySystem] currentClockCycle = 340
channel 0: isWr: writing to addr = 68
current clock cycle = 341
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 341
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x113d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 319
[MultiChannelMemorySystem] currentClockCycle = 341
channel 0: isWr: writing to addr = 68
current clock cycle = 342
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 342
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x113e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 320
[MultiChannelMemorySystem] currentClockCycle = 342
channel 0: isWr: writing to addr = 68
current clock cycle = 343
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 343
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x113f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 321
[MultiChannelMemorySystem] currentClockCycle = 343
channel 0: isWr: writing to addr = 68
current clock cycle = 344
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 344
WARNING: address 0x44 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1140
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 322
[MultiChannelMemorySystem] currentClockCycle = 344
channel 0: isWr: writing to addr = 69
current clock cycle = 345
WARNING: address 0x44 is not aligned to the request size of 64
current clock cycle = 345
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1141
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 323
[MultiChannelMemorySystem] currentClockCycle = 345
channel 0: isWr: writing to addr = 69
current clock cycle = 347
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 347
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1142
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 324
[MultiChannelMemorySystem] currentClockCycle = 347
channel 0: isWr: writing to addr = 69
current clock cycle = 348
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 348
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1143
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 325
[MultiChannelMemorySystem] currentClockCycle = 348
channel 0: isWr: writing to addr = 69
current clock cycle = 349
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 349
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1144
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 326
[MultiChannelMemorySystem] currentClockCycle = 349
channel 0: isWr: writing to addr = 69
current clock cycle = 350
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 350
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1145
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 327
[MultiChannelMemorySystem] currentClockCycle = 350
channel 0: isWr: writing to addr = 69
current clock cycle = 351
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 351
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1146
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 328
[MultiChannelMemorySystem] currentClockCycle = 351
channel 0: isWr: writing to addr = 69
current clock cycle = 352
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 352
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1147
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 329
[MultiChannelMemorySystem] currentClockCycle = 352
channel 0: isWr: writing to addr = 69
current clock cycle = 353
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 353
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1148
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 330
[MultiChannelMemorySystem] currentClockCycle = 353
channel 0: isWr: writing to addr = 69
current clock cycle = 354
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 354
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1149
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 331
[MultiChannelMemorySystem] currentClockCycle = 354
channel 0: isWr: writing to addr = 69
current clock cycle = 355
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 355
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x114a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 332
[MultiChannelMemorySystem] currentClockCycle = 355
channel 0: isWr: writing to addr = 69
current clock cycle = 356
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 356
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x114b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 333
[MultiChannelMemorySystem] currentClockCycle = 356
channel 0: isWr: writing to addr = 69
current clock cycle = 357
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 357
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x114c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 334
[MultiChannelMemorySystem] currentClockCycle = 357
channel 0: isWr: writing to addr = 69
current clock cycle = 358
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 358
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x114d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 335
[MultiChannelMemorySystem] currentClockCycle = 358
channel 0: isWr: writing to addr = 69
current clock cycle = 359
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 359
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x114e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 336
[MultiChannelMemorySystem] currentClockCycle = 359
channel 0: isWr: writing to addr = 69
current clock cycle = 360
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 360
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x114f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 337
[MultiChannelMemorySystem] currentClockCycle = 360
[Callback] read complete: channel = 0, address = 0x40, cycle = 361
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 69
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 362
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 362
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1150
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 338
[MultiChannelMemorySystem] currentClockCycle = 362
channel 0: isWr: writing to addr = 69
current clock cycle = 363
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 363
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1151
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 339
[MultiChannelMemorySystem] currentClockCycle = 363
channel 0: isWr: writing to addr = 69
current clock cycle = 364
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 364
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1152
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 340
[MultiChannelMemorySystem] currentClockCycle = 364
channel 0: isWr: writing to addr = 69
current clock cycle = 365
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 365
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1153
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 341
[MultiChannelMemorySystem] currentClockCycle = 365
[Callback] read complete: channel = 0, address = 0x40, cycle = 365
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 69
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 366
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
current clock cycle = 366
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1154
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 342
[MultiChannelMemorySystem] currentClockCycle = 366
channel 0: isWr: writing to addr = 69
current clock cycle = 367
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 367
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1155
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 343
[MultiChannelMemorySystem] currentClockCycle = 367
channel 0: isWr: writing to addr = 69
current clock cycle = 368
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 368
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1156
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 344
[MultiChannelMemorySystem] currentClockCycle = 368
channel 0: isWr: writing to addr = 69
current clock cycle = 369
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 369
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1157
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 345
[MultiChannelMemorySystem] currentClockCycle = 369
[Callback] read complete: channel = 0, address = 0x40, cycle = 369
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 69
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 370
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
current clock cycle = 370
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1158
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 346
[MultiChannelMemorySystem] currentClockCycle = 370
channel 0: isWr: writing to addr = 69
current clock cycle = 371
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 371
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1159
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 347
[MultiChannelMemorySystem] currentClockCycle = 371
channel 0: isWr: writing to addr = 69
current clock cycle = 372
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 372
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x115a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 348
[MultiChannelMemorySystem] currentClockCycle = 372
channel 0: isWr: writing to addr = 69
current clock cycle = 373
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 373
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x115b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 349
[MultiChannelMemorySystem] currentClockCycle = 373
[Callback] read complete: channel = 0, address = 0x40, cycle = 373
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 69
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 374
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
current clock cycle = 374
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x115c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 350
[MultiChannelMemorySystem] currentClockCycle = 374
channel 0: isWr: writing to addr = 69
current clock cycle = 375
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 375
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x115d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 351
[MultiChannelMemorySystem] currentClockCycle = 375
channel 0: isWr: writing to addr = 69
current clock cycle = 377
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 377
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x115e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 352
[MultiChannelMemorySystem] currentClockCycle = 377
[Callback] read complete: channel = 0, address = 0x40, cycle = 377
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 69
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 378
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 378
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x115f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 353
[MultiChannelMemorySystem] currentClockCycle = 378
channel 0: isWr: writing to addr = 69
current clock cycle = 379
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 379
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1160
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 354
[MultiChannelMemorySystem] currentClockCycle = 379
channel 0: isWr: writing to addr = 69
current clock cycle = 380
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 380
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1161
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 355
[MultiChannelMemorySystem] currentClockCycle = 380
channel 0: isWr: writing to addr = 69
current clock cycle = 381
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 381
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1162
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 356
[MultiChannelMemorySystem] currentClockCycle = 381
channel 0: isWr: writing to addr = 69
current clock cycle = 382
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 382
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1163
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 357
[MultiChannelMemorySystem] currentClockCycle = 382
channel 0: isWr: writing to addr = 69
current clock cycle = 383
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 383
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1164
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 358
[MultiChannelMemorySystem] currentClockCycle = 383
channel 0: isWr: writing to addr = 69
current clock cycle = 384
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 384
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1165
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 359
[MultiChannelMemorySystem] currentClockCycle = 384
channel 0: isWr: writing to addr = 69
current clock cycle = 385
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 385
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1166
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 360
[MultiChannelMemorySystem] currentClockCycle = 385
channel 0: isWr: writing to addr = 69
current clock cycle = 386
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 386
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1167
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 361
[MultiChannelMemorySystem] currentClockCycle = 386
channel 0: isWr: writing to addr = 69
current clock cycle = 387
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 387
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1168
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 362
[MultiChannelMemorySystem] currentClockCycle = 387
channel 0: isWr: writing to addr = 69
current clock cycle = 388
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 388
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1169
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 363
[MultiChannelMemorySystem] currentClockCycle = 388
channel 0: isWr: writing to addr = 69
current clock cycle = 389
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 389
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x116a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 364
[MultiChannelMemorySystem] currentClockCycle = 389
channel 0: isWr: writing to addr = 69
current clock cycle = 390
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 390
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x116b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 365
[MultiChannelMemorySystem] currentClockCycle = 390
channel 0: isWr: writing to addr = 69
current clock cycle = 392
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 392
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x116c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 366
[MultiChannelMemorySystem] currentClockCycle = 392
channel 0: isWr: writing to addr = 69
current clock cycle = 393
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 393
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x116d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 367
[MultiChannelMemorySystem] currentClockCycle = 393
channel 0: isWr: writing to addr = 69
current clock cycle = 394
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 394
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x116e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 368
[MultiChannelMemorySystem] currentClockCycle = 394
channel 0: isWr: writing to addr = 69
current clock cycle = 395
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 395
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x116f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 369
[MultiChannelMemorySystem] currentClockCycle = 395
channel 0: isWr: writing to addr = 69
current clock cycle = 396
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 396
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1170
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 370
[MultiChannelMemorySystem] currentClockCycle = 396
channel 0: isWr: writing to addr = 69
current clock cycle = 397
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 397
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1171
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 371
[MultiChannelMemorySystem] currentClockCycle = 397
channel 0: isWr: writing to addr = 69
current clock cycle = 398
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 398
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1172
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 372
[MultiChannelMemorySystem] currentClockCycle = 398
channel 0: isWr: writing to addr = 69
current clock cycle = 399
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 399
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1173
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 373
[MultiChannelMemorySystem] currentClockCycle = 399
channel 0: isWr: writing to addr = 69
current clock cycle = 400
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 400
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1174
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 374
[MultiChannelMemorySystem] currentClockCycle = 400
channel 0: isWr: writing to addr = 69
current clock cycle = 401
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 401
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1175
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 375
[MultiChannelMemorySystem] currentClockCycle = 401
channel 0: isWr: writing to addr = 69
current clock cycle = 402
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 402
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1176
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 376
[MultiChannelMemorySystem] currentClockCycle = 402
[Callback] read complete: channel = 0, address = 0x40, cycle = 402
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 403
WARNING: address 0x45 is not aligned to the request size of 64
channel 0: isWr: writing to addr = 69
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
current clock cycle = 403
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1177
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 377
[MultiChannelMemorySystem] currentClockCycle = 403
channel 0: isWr: writing to addr = 69
current clock cycle = 404
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 404
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1178
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 378
[MultiChannelMemorySystem] currentClockCycle = 404
channel 0: isWr: writing to addr = 69
current clock cycle = 405
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 405
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1179
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 379
[MultiChannelMemorySystem] currentClockCycle = 405
[Callback] read complete: channel = 0, address = 0x40, cycle = 406
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 69
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 407
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 407
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x117a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 380
[MultiChannelMemorySystem] currentClockCycle = 407
channel 0: isWr: writing to addr = 69
current clock cycle = 408
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 408
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x117b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 381
[MultiChannelMemorySystem] currentClockCycle = 408
channel 0: isWr: writing to addr = 69
current clock cycle = 409
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 409
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x117c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 382
[MultiChannelMemorySystem] currentClockCycle = 409
channel 0: isWr: writing to addr = 69
current clock cycle = 410
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 410
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x117d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 383
[MultiChannelMemorySystem] currentClockCycle = 410
[Callback] read complete: channel = 0, address = 0x40, cycle = 410
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 69
current clock cycle = 411
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 411
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x117e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 384
[MultiChannelMemorySystem] currentClockCycle = 411
channel 0: isWr: writing to addr = 69
current clock cycle = 412
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 412
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x117f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 385
[MultiChannelMemorySystem] currentClockCycle = 412
channel 0: isWr: writing to addr = 69
current clock cycle = 413
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 413
WARNING: address 0x45 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1180
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 386
[MultiChannelMemorySystem] currentClockCycle = 413
channel 0: isWr: writing to addr = 70
current clock cycle = 414
WARNING: address 0x45 is not aligned to the request size of 64
current clock cycle = 414
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1181
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 387
[MultiChannelMemorySystem] currentClockCycle = 414
[Callback] read complete: channel = 0, address = 0x40, cycle = 414
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 415
WARNING: address 0x46 is not aligned to the request size of 64
channel 0: isWr: writing to addr = 70
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
current clock cycle = 415
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1182
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 388
[MultiChannelMemorySystem] currentClockCycle = 415
channel 0: isWr: writing to addr = 70
current clock cycle = 416
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 416
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1183
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 389
[MultiChannelMemorySystem] currentClockCycle = 416
channel 0: isWr: writing to addr = 70
current clock cycle = 417
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 417
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1184
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 390
[MultiChannelMemorySystem] currentClockCycle = 417
channel 0: isWr: writing to addr = 70
current clock cycle = 418
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 418
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1185
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 391
[MultiChannelMemorySystem] currentClockCycle = 418
[Callback] read complete: channel = 0, address = 0x40, cycle = 418
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 70
current clock cycle = 419
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 419
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1186
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 392
[MultiChannelMemorySystem] currentClockCycle = 419
channel 0: isWr: writing to addr = 70
current clock cycle = 420
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 420
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1187
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 393
[MultiChannelMemorySystem] currentClockCycle = 420
channel 0: isWr: writing to addr = 70
current clock cycle = 422
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 422
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1188
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 394
[MultiChannelMemorySystem] currentClockCycle = 422
channel 0: isWr: writing to addr = 70
current clock cycle = 423
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 423
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1189
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 395
[MultiChannelMemorySystem] currentClockCycle = 423
channel 0: isWr: writing to addr = 70
current clock cycle = 424
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 424
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x118a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 396
[MultiChannelMemorySystem] currentClockCycle = 424
channel 0: isWr: writing to addr = 70
current clock cycle = 425
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 425
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x118b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 397
[MultiChannelMemorySystem] currentClockCycle = 425
channel 0: isWr: writing to addr = 70
current clock cycle = 426
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 426
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x118c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 398
[MultiChannelMemorySystem] currentClockCycle = 426
channel 0: isWr: writing to addr = 70
current clock cycle = 427
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 427
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x118d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 399
[MultiChannelMemorySystem] currentClockCycle = 427
channel 0: isWr: writing to addr = 70
current clock cycle = 428
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 428
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x118e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 400
[MultiChannelMemorySystem] currentClockCycle = 428
channel 0: isWr: writing to addr = 70
current clock cycle = 429
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 429
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x118f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 401
[MultiChannelMemorySystem] currentClockCycle = 429
channel 0: isWr: writing to addr = 70
current clock cycle = 430
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 430
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1190
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 402
[MultiChannelMemorySystem] currentClockCycle = 430
channel 0: isWr: writing to addr = 70
current clock cycle = 431
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 431
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1191
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 403
[MultiChannelMemorySystem] currentClockCycle = 431
channel 0: isWr: writing to addr = 70
current clock cycle = 432
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 432
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1192
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 404
[MultiChannelMemorySystem] currentClockCycle = 432
channel 0: isWr: writing to addr = 70
current clock cycle = 433
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 433
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1193
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 405
[MultiChannelMemorySystem] currentClockCycle = 433
channel 0: isWr: writing to addr = 70
current clock cycle = 434
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 434
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1194
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 406
[MultiChannelMemorySystem] currentClockCycle = 434
channel 0: isWr: writing to addr = 70
current clock cycle = 435
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 435
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1195
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 407
[MultiChannelMemorySystem] currentClockCycle = 435
channel 0: isWr: writing to addr = 70
current clock cycle = 437
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 437
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1196
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 408
[MultiChannelMemorySystem] currentClockCycle = 437
channel 0: isWr: writing to addr = 70
current clock cycle = 438
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 438
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1197
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 409
[MultiChannelMemorySystem] currentClockCycle = 438
channel 0: isWr: writing to addr = 70
current clock cycle = 439
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 439
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1198
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 410
[MultiChannelMemorySystem] currentClockCycle = 439
channel 0: isWr: writing to addr = 70
current clock cycle = 440
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 440
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1199
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 411
[MultiChannelMemorySystem] currentClockCycle = 440
channel 0: isWr: writing to addr = 70
current clock cycle = 441
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 441
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x119a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 412
[MultiChannelMemorySystem] currentClockCycle = 441
channel 0: isWr: writing to addr = 70
current clock cycle = 442
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 442
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x119b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 413
[MultiChannelMemorySystem] currentClockCycle = 442
channel 0: isWr: writing to addr = 70
current clock cycle = 443
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 443
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x119c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 414
[MultiChannelMemorySystem] currentClockCycle = 443
[Callback] read complete: channel = 0, address = 0x40, cycle = 443
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 444
WARNING: address 0x46 is not aligned to the request size of 64
channel 0: isWr: writing to addr = 70
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
current clock cycle = 444
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x119d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 415
[MultiChannelMemorySystem] currentClockCycle = 444
channel 0: isWr: writing to addr = 70
current clock cycle = 445
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 445
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x119e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 416
[MultiChannelMemorySystem] currentClockCycle = 445
channel 0: isWr: writing to addr = 70
current clock cycle = 446
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 446
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x119f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 417
[MultiChannelMemorySystem] currentClockCycle = 446
channel 0: isWr: writing to addr = 70
current clock cycle = 447
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 447
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 418
[MultiChannelMemorySystem] currentClockCycle = 447
[Callback] read complete: channel = 0, address = 0x40, cycle = 447
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 70
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 448
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 448
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 419
[MultiChannelMemorySystem] currentClockCycle = 448
channel 0: isWr: writing to addr = 70
current clock cycle = 449
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 449
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 420
[MultiChannelMemorySystem] currentClockCycle = 449
channel 0: isWr: writing to addr = 70
current clock cycle = 450
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 450
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 421
[MultiChannelMemorySystem] currentClockCycle = 450
[Callback] read complete: channel = 0, address = 0x40, cycle = 451
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 70
current clock cycle = 452
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 452
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 422
[MultiChannelMemorySystem] currentClockCycle = 452
channel 0: isWr: writing to addr = 70
current clock cycle = 453
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 453
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 423
[MultiChannelMemorySystem] currentClockCycle = 453
channel 0: isWr: writing to addr = 70
current clock cycle = 454
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 454
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 424
[MultiChannelMemorySystem] currentClockCycle = 454
channel 0: isWr: writing to addr = 70
current clock cycle = 455
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 455
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 425
[MultiChannelMemorySystem] currentClockCycle = 455
[Callback] read complete: channel = 0, address = 0x40, cycle = 455
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 70
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 456
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 456
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 426
[MultiChannelMemorySystem] currentClockCycle = 456
channel 0: isWr: writing to addr = 70
current clock cycle = 457
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 457
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 427
[MultiChannelMemorySystem] currentClockCycle = 457
channel 0: isWr: writing to addr = 70
current clock cycle = 458
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 458
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11aa
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 428
[MultiChannelMemorySystem] currentClockCycle = 458
channel 0: isWr: writing to addr = 70
current clock cycle = 459
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 459
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ab
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 429
[MultiChannelMemorySystem] currentClockCycle = 459
[Callback] read complete: channel = 0, address = 0x40, cycle = 459
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 70
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 460
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 460
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ac
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 430
[MultiChannelMemorySystem] currentClockCycle = 460
channel 0: isWr: writing to addr = 70
current clock cycle = 461
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 461
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ad
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 431
[MultiChannelMemorySystem] currentClockCycle = 461
channel 0: isWr: writing to addr = 70
current clock cycle = 462
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 462
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ae
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 432
[MultiChannelMemorySystem] currentClockCycle = 462
channel 0: isWr: writing to addr = 70
current clock cycle = 463
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 463
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11af
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 433
[MultiChannelMemorySystem] currentClockCycle = 463
channel 0: isWr: writing to addr = 70
current clock cycle = 464
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 464
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 434
[MultiChannelMemorySystem] currentClockCycle = 464
channel 0: isWr: writing to addr = 70
current clock cycle = 465
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 465
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 435
[MultiChannelMemorySystem] currentClockCycle = 465
channel 0: isWr: writing to addr = 70
current clock cycle = 467
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 467
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 436
[MultiChannelMemorySystem] currentClockCycle = 467
channel 0: isWr: writing to addr = 70
current clock cycle = 468
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 468
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 437
[MultiChannelMemorySystem] currentClockCycle = 468
channel 0: isWr: writing to addr = 70
current clock cycle = 469
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 469
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 438
[MultiChannelMemorySystem] currentClockCycle = 469
channel 0: isWr: writing to addr = 70
current clock cycle = 470
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 470
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 439
[MultiChannelMemorySystem] currentClockCycle = 470
channel 0: isWr: writing to addr = 70
current clock cycle = 471
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 471
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 440
[MultiChannelMemorySystem] currentClockCycle = 471
channel 0: isWr: writing to addr = 70
current clock cycle = 472
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 472
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 441
[MultiChannelMemorySystem] currentClockCycle = 472
channel 0: isWr: writing to addr = 70
current clock cycle = 473
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 473
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 442
[MultiChannelMemorySystem] currentClockCycle = 473
channel 0: isWr: writing to addr = 70
current clock cycle = 474
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 474
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 443
[MultiChannelMemorySystem] currentClockCycle = 474
channel 0: isWr: writing to addr = 70
current clock cycle = 475
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 475
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ba
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 444
[MultiChannelMemorySystem] currentClockCycle = 475
channel 0: isWr: writing to addr = 70
current clock cycle = 476
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 476
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11bb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 445
[MultiChannelMemorySystem] currentClockCycle = 476
channel 0: isWr: writing to addr = 70
current clock cycle = 477
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 477
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11bc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 446
[MultiChannelMemorySystem] currentClockCycle = 477
channel 0: isWr: writing to addr = 70
current clock cycle = 478
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 478
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11bd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 447
[MultiChannelMemorySystem] currentClockCycle = 478
channel 0: isWr: writing to addr = 70
current clock cycle = 479
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 479
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11be
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 448
[MultiChannelMemorySystem] currentClockCycle = 479
channel 0: isWr: writing to addr = 70
current clock cycle = 480
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 480
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11bf
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 449
[MultiChannelMemorySystem] currentClockCycle = 480
channel 0: isWr: writing to addr = 70
current clock cycle = 482
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 482
WARNING: address 0x46 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 450
[MultiChannelMemorySystem] currentClockCycle = 482
channel 0: isWr: writing to addr = 71
current clock cycle = 483
WARNING: address 0x46 is not aligned to the request size of 64
current clock cycle = 483
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 451
[MultiChannelMemorySystem] currentClockCycle = 483
channel 0: isWr: writing to addr = 71
current clock cycle = 484
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 484
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 452
[MultiChannelMemorySystem] currentClockCycle = 484
[Callback] read complete: channel = 0, address = 0x40, cycle = 484
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 485
WARNING: address 0x47 is not aligned to the request size of 64
channel 0: isWr: writing to addr = 71
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
current clock cycle = 485
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 453
[MultiChannelMemorySystem] currentClockCycle = 485
channel 0: isWr: writing to addr = 71
current clock cycle = 486
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 486
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 454
[MultiChannelMemorySystem] currentClockCycle = 486
channel 0: isWr: writing to addr = 71
current clock cycle = 487
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 487
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 455
[MultiChannelMemorySystem] currentClockCycle = 487
channel 0: isWr: writing to addr = 71
current clock cycle = 488
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 488
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 456
[MultiChannelMemorySystem] currentClockCycle = 488
[Callback] read complete: channel = 0, address = 0x40, cycle = 488
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 71
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 489
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 489
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 457
[MultiChannelMemorySystem] currentClockCycle = 489
channel 0: isWr: writing to addr = 71
current clock cycle = 490
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 490
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 458
[MultiChannelMemorySystem] currentClockCycle = 490
channel 0: isWr: writing to addr = 71
current clock cycle = 491
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 491
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 459
[MultiChannelMemorySystem] currentClockCycle = 491
channel 0: isWr: writing to addr = 71
current clock cycle = 492
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 492
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ca
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 460
[MultiChannelMemorySystem] currentClockCycle = 492
[Callback] read complete: channel = 0, address = 0x40, cycle = 492
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 71
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 493
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 493
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11cb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 461
[MultiChannelMemorySystem] currentClockCycle = 493
channel 0: isWr: writing to addr = 71
current clock cycle = 494
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 494
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11cc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 462
[MultiChannelMemorySystem] currentClockCycle = 494
channel 0: isWr: writing to addr = 71
current clock cycle = 495
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 495
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11cd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 463
[MultiChannelMemorySystem] currentClockCycle = 495
[Callback] read complete: channel = 0, address = 0x40, cycle = 496
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 71
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 497
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 497
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ce
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 464
[MultiChannelMemorySystem] currentClockCycle = 497
channel 0: isWr: writing to addr = 71
current clock cycle = 498
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 498
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11cf
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 465
[MultiChannelMemorySystem] currentClockCycle = 498
channel 0: isWr: writing to addr = 71
current clock cycle = 499
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 499
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 466
[MultiChannelMemorySystem] currentClockCycle = 499
channel 0: isWr: writing to addr = 71
current clock cycle = 500
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 500
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 467
[MultiChannelMemorySystem] currentClockCycle = 500
[Callback] read complete: channel = 0, address = 0x40, cycle = 500
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 71
current clock cycle = 501
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 501
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 468
[MultiChannelMemorySystem] currentClockCycle = 501
channel 0: isWr: writing to addr = 71
current clock cycle = 502
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 502
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 469
[MultiChannelMemorySystem] currentClockCycle = 502
channel 0: isWr: writing to addr = 71
current clock cycle = 503
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 503
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 470
[MultiChannelMemorySystem] currentClockCycle = 503
channel 0: isWr: writing to addr = 71
current clock cycle = 504
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 504
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 471
[MultiChannelMemorySystem] currentClockCycle = 504
channel 0: isWr: writing to addr = 71
current clock cycle = 505
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 505
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 472
[MultiChannelMemorySystem] currentClockCycle = 505
channel 0: isWr: writing to addr = 71
current clock cycle = 506
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 506
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 473
[MultiChannelMemorySystem] currentClockCycle = 506
channel 0: isWr: writing to addr = 71
current clock cycle = 507
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 507
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 474
[MultiChannelMemorySystem] currentClockCycle = 507
channel 0: isWr: writing to addr = 71
current clock cycle = 508
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 508
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 475
[MultiChannelMemorySystem] currentClockCycle = 508
channel 0: isWr: writing to addr = 71
current clock cycle = 509
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 509
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11da
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 476
[MultiChannelMemorySystem] currentClockCycle = 509
channel 0: isWr: writing to addr = 71
current clock cycle = 510
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 510
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11db
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 477
[MultiChannelMemorySystem] currentClockCycle = 510
channel 0: isWr: writing to addr = 71
current clock cycle = 512
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 512
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11dc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 478
[MultiChannelMemorySystem] currentClockCycle = 512
channel 0: isWr: writing to addr = 71
current clock cycle = 513
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 513
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11dd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 479
[MultiChannelMemorySystem] currentClockCycle = 513
channel 0: isWr: writing to addr = 71
current clock cycle = 514
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 514
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11de
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 480
[MultiChannelMemorySystem] currentClockCycle = 514
channel 0: isWr: writing to addr = 71
current clock cycle = 515
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 515
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11df
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 481
[MultiChannelMemorySystem] currentClockCycle = 515
channel 0: isWr: writing to addr = 71
current clock cycle = 516
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 516
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 482
[MultiChannelMemorySystem] currentClockCycle = 516
channel 0: isWr: writing to addr = 71
current clock cycle = 517
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 517
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 483
[MultiChannelMemorySystem] currentClockCycle = 517
channel 0: isWr: writing to addr = 71
current clock cycle = 518
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 518
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 484
[MultiChannelMemorySystem] currentClockCycle = 518
channel 0: isWr: writing to addr = 71
current clock cycle = 519
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 519
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 485
[MultiChannelMemorySystem] currentClockCycle = 519
channel 0: isWr: writing to addr = 71
current clock cycle = 520
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 520
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x3
STEP 1 -> 486
[MultiChannelMemorySystem] currentClockCycle = 520
channel 0: isWr: writing to addr = 71
current clock cycle = 521
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 521
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x4
STEP 1 -> 487
[MultiChannelMemorySystem] currentClockCycle = 521
channel 0: isWr: writing to addr = 71
current clock cycle = 522
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 522
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x5
STEP 1 -> 488
[MultiChannelMemorySystem] currentClockCycle = 522
channel 0: isWr: writing to addr = 71
current clock cycle = 523
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 523
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x6
STEP 1 -> 489
[MultiChannelMemorySystem] currentClockCycle = 523
channel 0: isWr: writing to addr = 71
current clock cycle = 524
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 524
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x7
STEP 1 -> 490
[MultiChannelMemorySystem] currentClockCycle = 524
channel 0: isWr: writing to addr = 71
current clock cycle = 525
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 525
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x8
STEP 1 -> 491
[MultiChannelMemorySystem] currentClockCycle = 525
[Callback] read complete: channel = 0, address = 0x40, cycle = 525
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 71
current clock cycle = 527
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 527
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ea
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x9
STEP 1 -> 492
[MultiChannelMemorySystem] currentClockCycle = 527
channel 0: isWr: writing to addr = 71
current clock cycle = 528
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 528
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11eb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xa
STEP 1 -> 493
[MultiChannelMemorySystem] currentClockCycle = 528
channel 0: isWr: writing to addr = 71
current clock cycle = 529
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 529
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ec
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xb
STEP 1 -> 494
[MultiChannelMemorySystem] currentClockCycle = 529
[Callback] read complete: channel = 0, address = 0x40, cycle = 529
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 71
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 530
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 530
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ed
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xc
STEP 1 -> 495
[MultiChannelMemorySystem] currentClockCycle = 530
channel 0: isWr: writing to addr = 71
current clock cycle = 531
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 531
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ee
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xd
STEP 1 -> 496
[MultiChannelMemorySystem] currentClockCycle = 531
channel 0: isWr: writing to addr = 71
current clock cycle = 532
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 532
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ef
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xe
STEP 1 -> 497
[MultiChannelMemorySystem] currentClockCycle = 532
channel 0: isWr: writing to addr = 71
current clock cycle = 533
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 533
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11f0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0xf
STEP 1 -> 498
[MultiChannelMemorySystem] currentClockCycle = 533
[Callback] read complete: channel = 0, address = 0x40, cycle = 533
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 0: isWr: writing to addr = 71
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 534
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 534
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11f1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x0
STEP 1 -> 499
[MultiChannelMemorySystem] currentClockCycle = 534
channel 0: isWr: writing to addr = 71
current clock cycle = 535
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 535
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11f2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x1
STEP 1 -> 500
[MultiChannelMemorySystem] currentClockCycle = 535
channel 0: isWr: writing to addr = 71
current clock cycle = 536
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 536
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11f3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_0_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_tagOut <- 0x2
STEP 1 -> 501
[MultiChannelMemorySystem] currentClockCycle = 536
channel 0: isWr: writing to addr = 71
current clock cycle = 537
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 537
WARNING: address 0x47 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1000
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 502
[MultiChannelMemorySystem] currentClockCycle = 537
[Callback] read complete: channel = 0, address = 0x40, cycle = 537
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869248
WARNING: address 0x47 is not aligned to the request size of 64
current clock cycle = 538
current clock cycle = 538
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1001
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 503
[MultiChannelMemorySystem] currentClockCycle = 538
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 539
current clock cycle = 539
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1002
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 504
[MultiChannelMemorySystem] currentClockCycle = 539
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 540
current clock cycle = 540
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1003
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 505
[MultiChannelMemorySystem] currentClockCycle = 540
[Callback] read complete: channel = 0, address = 0x41, cycle = 541
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869248
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 542
current clock cycle = 542
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1004
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 506
[MultiChannelMemorySystem] currentClockCycle = 542
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 543
current clock cycle = 543
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1005
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 507
[MultiChannelMemorySystem] currentClockCycle = 543
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 544
current clock cycle = 544
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1006
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 508
[MultiChannelMemorySystem] currentClockCycle = 544
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 545
current clock cycle = 545
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1007
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 509
[MultiChannelMemorySystem] currentClockCycle = 545
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 546
current clock cycle = 546
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1008
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 510
[MultiChannelMemorySystem] currentClockCycle = 546
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 547
current clock cycle = 547
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1009
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 511
[MultiChannelMemorySystem] currentClockCycle = 547
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 548
current clock cycle = 548
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x100a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 512
[MultiChannelMemorySystem] currentClockCycle = 548
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 549
current clock cycle = 549
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x100b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 513
[MultiChannelMemorySystem] currentClockCycle = 549
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 550
current clock cycle = 550
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x100c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 514
[MultiChannelMemorySystem] currentClockCycle = 550
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 551
current clock cycle = 551
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x100d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 515
[MultiChannelMemorySystem] currentClockCycle = 551
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 552
current clock cycle = 552
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x100e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 516
[MultiChannelMemorySystem] currentClockCycle = 552
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 553
current clock cycle = 553
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x100f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 517
[MultiChannelMemorySystem] currentClockCycle = 553
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 554
current clock cycle = 554
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1010
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 518
[MultiChannelMemorySystem] currentClockCycle = 554
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 555
current clock cycle = 555
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1011
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 519
[MultiChannelMemorySystem] currentClockCycle = 555
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 557
current clock cycle = 557
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1012
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 520
[MultiChannelMemorySystem] currentClockCycle = 557
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 558
current clock cycle = 558
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1013
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 521
[MultiChannelMemorySystem] currentClockCycle = 558
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 559
current clock cycle = 559
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1014
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 522
[MultiChannelMemorySystem] currentClockCycle = 559
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 560
current clock cycle = 560
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1015
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 523
[MultiChannelMemorySystem] currentClockCycle = 560
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 561
current clock cycle = 561
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1016
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 524
[MultiChannelMemorySystem] currentClockCycle = 561
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 562
current clock cycle = 562
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1017
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 525
[MultiChannelMemorySystem] currentClockCycle = 562
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 563
current clock cycle = 563
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1018
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 526
[MultiChannelMemorySystem] currentClockCycle = 563
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 564
current clock cycle = 564
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1019
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 527
[MultiChannelMemorySystem] currentClockCycle = 564
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 565
current clock cycle = 565
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x101a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 528
[MultiChannelMemorySystem] currentClockCycle = 565
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 566
current clock cycle = 566
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x101b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 529
[MultiChannelMemorySystem] currentClockCycle = 566
[Callback] read complete: channel = 0, address = 0x41, cycle = 566
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869248
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 567
current clock cycle = 567
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x101c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 530
[MultiChannelMemorySystem] currentClockCycle = 567
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 567
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 568
current clock cycle = 568
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x101d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 531
[MultiChannelMemorySystem] currentClockCycle = 568
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 569
current clock cycle = 569
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x101e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 532
[MultiChannelMemorySystem] currentClockCycle = 569
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 570
current clock cycle = 570
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x101f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 533
[MultiChannelMemorySystem] currentClockCycle = 570
[Callback] read complete: channel = 0, address = 0x41, cycle = 570
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 572
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 571
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
starting getting tags 
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1020
channel 1: isWr: writing to addr = 17179869248
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
current clock cycle = 572
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 534
[MultiChannelMemorySystem] currentClockCycle = 572
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 573
current clock cycle = 573
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1021
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 535
[MultiChannelMemorySystem] currentClockCycle = 573
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 574
current clock cycle = 574
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1022
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 536
[MultiChannelMemorySystem] currentClockCycle = 574
[Callback] read complete: channel = 0, address = 0x41, cycle = 574
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869248
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 575
current clock cycle = 575
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1023
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 537
[MultiChannelMemorySystem] currentClockCycle = 575
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 575
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 576
current clock cycle = 576
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1024
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 538
[MultiChannelMemorySystem] currentClockCycle = 576
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 577
current clock cycle = 577
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1025
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 539
[MultiChannelMemorySystem] currentClockCycle = 577
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 578
current clock cycle = 578
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1026
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 540
[MultiChannelMemorySystem] currentClockCycle = 578
[Callback] read complete: channel = 0, address = 0x41, cycle = 578
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869248
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 579
current clock cycle = 579
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1027
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 541
[MultiChannelMemorySystem] currentClockCycle = 579
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 579
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 580
current clock cycle = 580
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1028
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 542
[MultiChannelMemorySystem] currentClockCycle = 580
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 581
current clock cycle = 581
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1029
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 543
[MultiChannelMemorySystem] currentClockCycle = 581
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 582
current clock cycle = 582
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x102a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 544
[MultiChannelMemorySystem] currentClockCycle = 582
[Callback] read complete: channel = 0, address = 0x41, cycle = 582
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869248
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 583
current clock cycle = 583
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x102b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 545
[MultiChannelMemorySystem] currentClockCycle = 583
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 583
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 584
current clock cycle = 584
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x102c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 546
[MultiChannelMemorySystem] currentClockCycle = 584
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 585
current clock cycle = 585
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x102d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 547
[MultiChannelMemorySystem] currentClockCycle = 585
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 587
current clock cycle = 587
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x102e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 548
[MultiChannelMemorySystem] currentClockCycle = 587
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 588
current clock cycle = 588
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x102f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 549
[MultiChannelMemorySystem] currentClockCycle = 588
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 589
current clock cycle = 589
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1030
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 550
[MultiChannelMemorySystem] currentClockCycle = 589
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 590
current clock cycle = 590
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1031
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 551
[MultiChannelMemorySystem] currentClockCycle = 590
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 591
current clock cycle = 591
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1032
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 552
[MultiChannelMemorySystem] currentClockCycle = 591
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 592
current clock cycle = 592
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1033
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 553
[MultiChannelMemorySystem] currentClockCycle = 592
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 593
current clock cycle = 593
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1034
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 554
[MultiChannelMemorySystem] currentClockCycle = 593
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 594
current clock cycle = 594
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1035
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 555
[MultiChannelMemorySystem] currentClockCycle = 594
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 595
current clock cycle = 595
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1036
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 556
[MultiChannelMemorySystem] currentClockCycle = 595
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 596
current clock cycle = 596
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1037
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 557
[MultiChannelMemorySystem] currentClockCycle = 596
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 597
current clock cycle = 597
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1038
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 558
[MultiChannelMemorySystem] currentClockCycle = 597
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 598
current clock cycle = 598
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1039
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 559
[MultiChannelMemorySystem] currentClockCycle = 598
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 599
current clock cycle = 599
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x103a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 560
[MultiChannelMemorySystem] currentClockCycle = 599
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 600
current clock cycle = 600
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x103b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 561
[MultiChannelMemorySystem] currentClockCycle = 600
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 602
current clock cycle = 602
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x103c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 562
[MultiChannelMemorySystem] currentClockCycle = 602
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 603
current clock cycle = 603
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x103d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 563
[MultiChannelMemorySystem] currentClockCycle = 603
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 604
current clock cycle = 604
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x103e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 564
[MultiChannelMemorySystem] currentClockCycle = 604
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 605
current clock cycle = 605
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x103f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 565
[MultiChannelMemorySystem] currentClockCycle = 605
channel 1: isWr: writing to addr = 17179869248
current clock cycle = 606
current clock cycle = 606
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1040
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 566
[MultiChannelMemorySystem] currentClockCycle = 606
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 607
current clock cycle = 607
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1041
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 567
[MultiChannelMemorySystem] currentClockCycle = 607
[Callback] read complete: channel = 0, address = 0x41, cycle = 607
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 608
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 608
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1042
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 568
[MultiChannelMemorySystem] currentClockCycle = 608
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 608
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 609
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 609
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1043
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 569
[MultiChannelMemorySystem] currentClockCycle = 609
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 610
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 610
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1044
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 570
[MultiChannelMemorySystem] currentClockCycle = 610
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 611
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 611
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1045
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 571
[MultiChannelMemorySystem] currentClockCycle = 611
[Callback] read complete: channel = 0, address = 0x41, cycle = 611
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 612
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 612
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1046
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 572
[MultiChannelMemorySystem] currentClockCycle = 612
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 612
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 613
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 613
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1047
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 573
[MultiChannelMemorySystem] currentClockCycle = 613
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 614
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 614
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1048
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 574
[MultiChannelMemorySystem] currentClockCycle = 614
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 615
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 615
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1049
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 575
[MultiChannelMemorySystem] currentClockCycle = 615
[Callback] read complete: channel = 0, address = 0x41, cycle = 615
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 616
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 617
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 617
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x104a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 576
[MultiChannelMemorySystem] currentClockCycle = 617
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 618
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 618
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x104b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 577
[MultiChannelMemorySystem] currentClockCycle = 618
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 619
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 619
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x104c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 578
[MultiChannelMemorySystem] currentClockCycle = 619
[Callback] read complete: channel = 0, address = 0x41, cycle = 619
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 620
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 620
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x104d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 579
[MultiChannelMemorySystem] currentClockCycle = 620
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 620
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 621
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 621
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x104e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 580
[MultiChannelMemorySystem] currentClockCycle = 621
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 622
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 622
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x104f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 581
[MultiChannelMemorySystem] currentClockCycle = 622
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 623
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 623
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1050
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 582
[MultiChannelMemorySystem] currentClockCycle = 623
[Callback] read complete: channel = 0, address = 0x41, cycle = 623
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 624
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 624
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1051
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 583
[MultiChannelMemorySystem] currentClockCycle = 624
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 624
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 625
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 625
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1052
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 584
[MultiChannelMemorySystem] currentClockCycle = 625
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 626
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 626
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1053
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 585
[MultiChannelMemorySystem] currentClockCycle = 626
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 627
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 627
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1054
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 586
[MultiChannelMemorySystem] currentClockCycle = 627
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 628
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 628
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1055
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 587
[MultiChannelMemorySystem] currentClockCycle = 628
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 629
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 629
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1056
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 588
[MultiChannelMemorySystem] currentClockCycle = 629
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 630
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 630
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1057
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 589
[MultiChannelMemorySystem] currentClockCycle = 630
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 632
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 632
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1058
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 590
[MultiChannelMemorySystem] currentClockCycle = 632
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 633
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 633
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1059
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 591
[MultiChannelMemorySystem] currentClockCycle = 633
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 634
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 634
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x105a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 592
[MultiChannelMemorySystem] currentClockCycle = 634
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 635
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 635
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x105b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 593
[MultiChannelMemorySystem] currentClockCycle = 635
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 636
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 636
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x105c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 594
[MultiChannelMemorySystem] currentClockCycle = 636
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 637
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 637
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x105d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 595
[MultiChannelMemorySystem] currentClockCycle = 637
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 638
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 638
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x105e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 596
[MultiChannelMemorySystem] currentClockCycle = 638
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 639
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 639
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x105f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 597
[MultiChannelMemorySystem] currentClockCycle = 639
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 640
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 640
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1060
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 598
[MultiChannelMemorySystem] currentClockCycle = 640
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 641
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 641
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1061
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 599
[MultiChannelMemorySystem] currentClockCycle = 641
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 642
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 642
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1062
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 600
[MultiChannelMemorySystem] currentClockCycle = 642
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 643
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 643
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1063
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 601
[MultiChannelMemorySystem] currentClockCycle = 643
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 644
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 644
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1064
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 602
[MultiChannelMemorySystem] currentClockCycle = 644
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 645
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 645
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1065
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 603
[MultiChannelMemorySystem] currentClockCycle = 645
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 647
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 647
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1066
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 604
[MultiChannelMemorySystem] currentClockCycle = 647
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 648
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 648
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1067
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 605
[MultiChannelMemorySystem] currentClockCycle = 648
[Callback] read complete: channel = 0, address = 0x41, cycle = 648
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 649
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 649
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1068
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 606
[MultiChannelMemorySystem] currentClockCycle = 649
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 649
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 650
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 650
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1069
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 607
[MultiChannelMemorySystem] currentClockCycle = 650
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 651
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 651
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x106a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 608
[MultiChannelMemorySystem] currentClockCycle = 651
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 652
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 652
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x106b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 609
[MultiChannelMemorySystem] currentClockCycle = 652
[Callback] read complete: channel = 0, address = 0x41, cycle = 652
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 653
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 653
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x106c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 610
[MultiChannelMemorySystem] currentClockCycle = 653
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 653
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 654
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 654
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x106d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 611
[MultiChannelMemorySystem] currentClockCycle = 654
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 655
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 655
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x106e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 612
[MultiChannelMemorySystem] currentClockCycle = 655
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 656
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 656
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x106f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 613
[MultiChannelMemorySystem] currentClockCycle = 656
[Callback] read complete: channel = 0, address = 0x41, cycle = 656
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 657
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 657
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1070
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 614
[MultiChannelMemorySystem] currentClockCycle = 657
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 657
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 658
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 658
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1071
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 615
[MultiChannelMemorySystem] currentClockCycle = 658
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 659
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 659
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1072
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 616
[MultiChannelMemorySystem] currentClockCycle = 659
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 660
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 660
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1073
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 617
[MultiChannelMemorySystem] currentClockCycle = 660
[Callback] read complete: channel = 0, address = 0x41, cycle = 660
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 661
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 662
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 662
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1074
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 618
[MultiChannelMemorySystem] currentClockCycle = 662
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 663
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 663
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1075
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 619
[MultiChannelMemorySystem] currentClockCycle = 663
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 664
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 664
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1076
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 620
[MultiChannelMemorySystem] currentClockCycle = 664
[Callback] read complete: channel = 0, address = 0x41, cycle = 664
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 665
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 665
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1077
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 621
[MultiChannelMemorySystem] currentClockCycle = 665
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 665
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869249
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 666
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 666
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1078
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 622
[MultiChannelMemorySystem] currentClockCycle = 666
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 667
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 667
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1079
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 623
[MultiChannelMemorySystem] currentClockCycle = 667
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 668
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 668
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x107a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 624
[MultiChannelMemorySystem] currentClockCycle = 668
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 669
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 669
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x107b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 625
[MultiChannelMemorySystem] currentClockCycle = 669
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 670
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 670
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x107c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 626
[MultiChannelMemorySystem] currentClockCycle = 670
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 671
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 671
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x107d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 627
[MultiChannelMemorySystem] currentClockCycle = 671
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 672
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 672
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x107e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 628
[MultiChannelMemorySystem] currentClockCycle = 672
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 673
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 673
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x107f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 629
[MultiChannelMemorySystem] currentClockCycle = 673
channel 1: isWr: writing to addr = 17179869249
current clock cycle = 674
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 674
WARNING: address 0x400000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1080
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 630
[MultiChannelMemorySystem] currentClockCycle = 674
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 675
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 675
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1081
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 631
[MultiChannelMemorySystem] currentClockCycle = 675
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 677
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 677
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1082
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 632
[MultiChannelMemorySystem] currentClockCycle = 677
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 678
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 678
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1083
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 633
[MultiChannelMemorySystem] currentClockCycle = 678
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 679
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 679
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1084
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 634
[MultiChannelMemorySystem] currentClockCycle = 679
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 680
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 680
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1085
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 635
[MultiChannelMemorySystem] currentClockCycle = 680
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 681
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 681
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1086
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 636
[MultiChannelMemorySystem] currentClockCycle = 681
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 682
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 682
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1087
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 637
[MultiChannelMemorySystem] currentClockCycle = 682
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 683
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 683
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1088
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 638
[MultiChannelMemorySystem] currentClockCycle = 683
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 684
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 684
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1089
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 639
[MultiChannelMemorySystem] currentClockCycle = 684
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 685
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 685
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x108a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 640
[MultiChannelMemorySystem] currentClockCycle = 685
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 686
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 686
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x108b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 641
[MultiChannelMemorySystem] currentClockCycle = 686
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 687
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 687
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x108c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 642
[MultiChannelMemorySystem] currentClockCycle = 687
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 688
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 688
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x108d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 643
[MultiChannelMemorySystem] currentClockCycle = 688
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 689
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 689
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x108e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 644
[MultiChannelMemorySystem] currentClockCycle = 689
[Callback] read complete: channel = 0, address = 0x41, cycle = 689
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 690
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 690
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x108f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 645
[MultiChannelMemorySystem] currentClockCycle = 690
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 690
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 692
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 692
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1090
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 646
[MultiChannelMemorySystem] currentClockCycle = 692
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 693
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 693
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1091
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 647
[MultiChannelMemorySystem] currentClockCycle = 693
[Callback] read complete: channel = 0, address = 0x41, cycle = 693
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 694
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 694
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1092
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 648
[MultiChannelMemorySystem] currentClockCycle = 694
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 694
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 695
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 695
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1093
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 649
[MultiChannelMemorySystem] currentClockCycle = 695
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 696
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 696
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1094
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 650
[MultiChannelMemorySystem] currentClockCycle = 696
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 697
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 697
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1095
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 651
[MultiChannelMemorySystem] currentClockCycle = 697
[Callback] read complete: channel = 0, address = 0x41, cycle = 697
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 698
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 698
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1096
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 652
[MultiChannelMemorySystem] currentClockCycle = 698
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 698
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 699
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 699
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1097
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 653
[MultiChannelMemorySystem] currentClockCycle = 699
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 700
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 700
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1098
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 654
[MultiChannelMemorySystem] currentClockCycle = 700
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 701
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 701
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1099
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 655
[MultiChannelMemorySystem] currentClockCycle = 701
[Callback] read complete: channel = 0, address = 0x41, cycle = 701
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 702
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 702
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x109a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 656
[MultiChannelMemorySystem] currentClockCycle = 702
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 702
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 703
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 703
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x109b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 657
[MultiChannelMemorySystem] currentClockCycle = 703
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 704
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 704
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x109c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 658
[MultiChannelMemorySystem] currentClockCycle = 704
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 705
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 705
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x109d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 659
[MultiChannelMemorySystem] currentClockCycle = 705
[Callback] read complete: channel = 0, address = 0x41, cycle = 705
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 706
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 707
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 707
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x109e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 660
[MultiChannelMemorySystem] currentClockCycle = 707
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 708
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 708
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x109f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 661
[MultiChannelMemorySystem] currentClockCycle = 708
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 709
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 709
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 662
[MultiChannelMemorySystem] currentClockCycle = 709
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 710
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 710
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 663
[MultiChannelMemorySystem] currentClockCycle = 710
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 711
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 711
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 664
[MultiChannelMemorySystem] currentClockCycle = 711
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 712
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 712
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 665
[MultiChannelMemorySystem] currentClockCycle = 712
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 713
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 713
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 666
[MultiChannelMemorySystem] currentClockCycle = 713
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 714
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 714
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 667
[MultiChannelMemorySystem] currentClockCycle = 714
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 715
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 715
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 668
[MultiChannelMemorySystem] currentClockCycle = 715
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 716
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 716
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 669
[MultiChannelMemorySystem] currentClockCycle = 716
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 717
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 717
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 670
[MultiChannelMemorySystem] currentClockCycle = 717
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 718
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 718
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 671
[MultiChannelMemorySystem] currentClockCycle = 718
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 719
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 719
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10aa
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 672
[MultiChannelMemorySystem] currentClockCycle = 719
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 720
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 720
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ab
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 673
[MultiChannelMemorySystem] currentClockCycle = 720
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 722
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 722
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ac
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 674
[MultiChannelMemorySystem] currentClockCycle = 722
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 723
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 723
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ad
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 675
[MultiChannelMemorySystem] currentClockCycle = 723
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 724
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 724
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ae
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 676
[MultiChannelMemorySystem] currentClockCycle = 724
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 725
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 725
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10af
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 677
[MultiChannelMemorySystem] currentClockCycle = 725
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 726
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 726
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 678
[MultiChannelMemorySystem] currentClockCycle = 726
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 727
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 727
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 679
[MultiChannelMemorySystem] currentClockCycle = 727
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 728
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 728
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 680
[MultiChannelMemorySystem] currentClockCycle = 728
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 729
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 729
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 681
[MultiChannelMemorySystem] currentClockCycle = 729
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 730
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 730
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 682
[MultiChannelMemorySystem] currentClockCycle = 730
[Callback] read complete: channel = 0, address = 0x41, cycle = 730
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 731
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 731
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 683
[MultiChannelMemorySystem] currentClockCycle = 731
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 731
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 732
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 732
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 684
[MultiChannelMemorySystem] currentClockCycle = 732
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 733
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 733
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 685
[MultiChannelMemorySystem] currentClockCycle = 733
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 734
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 734
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 686
[MultiChannelMemorySystem] currentClockCycle = 734
[Callback] read complete: channel = 0, address = 0x41, cycle = 734
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 735
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 735
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 687
[MultiChannelMemorySystem] currentClockCycle = 735
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 735
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 737
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 737
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ba
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 688
[MultiChannelMemorySystem] currentClockCycle = 737
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 738
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 738
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10bb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 689
[MultiChannelMemorySystem] currentClockCycle = 738
[Callback] read complete: channel = 0, address = 0x41, cycle = 738
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 739
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 739
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10bc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 690
[MultiChannelMemorySystem] currentClockCycle = 739
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 739
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 740
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 740
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10bd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 691
[MultiChannelMemorySystem] currentClockCycle = 740
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 741
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 741
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10be
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 692
[MultiChannelMemorySystem] currentClockCycle = 741
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 742
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 742
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10bf
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 693
[MultiChannelMemorySystem] currentClockCycle = 742
[Callback] read complete: channel = 0, address = 0x41, cycle = 742
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869250
current clock cycle = 743
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 743
WARNING: address 0x400000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 694
[MultiChannelMemorySystem] currentClockCycle = 743
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 743
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 744
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 744
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 695
[MultiChannelMemorySystem] currentClockCycle = 744
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 745
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 745
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 696
[MultiChannelMemorySystem] currentClockCycle = 745
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 746
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 746
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 697
[MultiChannelMemorySystem] currentClockCycle = 746
[Callback] read complete: channel = 0, address = 0x41, cycle = 746
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 747
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 747
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 698
[MultiChannelMemorySystem] currentClockCycle = 747
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 747
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869251
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 748
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 748
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 699
[MultiChannelMemorySystem] currentClockCycle = 748
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 749
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 749
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 700
[MultiChannelMemorySystem] currentClockCycle = 749
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 750
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 750
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 701
[MultiChannelMemorySystem] currentClockCycle = 750
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 752
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 752
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 702
[MultiChannelMemorySystem] currentClockCycle = 752
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 753
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 753
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 703
[MultiChannelMemorySystem] currentClockCycle = 753
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 754
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 754
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ca
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 704
[MultiChannelMemorySystem] currentClockCycle = 754
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 755
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 755
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10cb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 705
[MultiChannelMemorySystem] currentClockCycle = 755
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 756
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 756
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10cc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 706
[MultiChannelMemorySystem] currentClockCycle = 756
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 757
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 757
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10cd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 707
[MultiChannelMemorySystem] currentClockCycle = 757
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 758
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 758
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ce
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 708
[MultiChannelMemorySystem] currentClockCycle = 758
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 759
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 759
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10cf
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 709
[MultiChannelMemorySystem] currentClockCycle = 759
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 760
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 760
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 710
[MultiChannelMemorySystem] currentClockCycle = 760
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 761
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 761
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 711
[MultiChannelMemorySystem] currentClockCycle = 761
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 762
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 762
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 712
[MultiChannelMemorySystem] currentClockCycle = 762
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 763
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 763
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 713
[MultiChannelMemorySystem] currentClockCycle = 763
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 764
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 764
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 714
[MultiChannelMemorySystem] currentClockCycle = 764
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 765
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 765
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 715
[MultiChannelMemorySystem] currentClockCycle = 765
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 767
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 767
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 716
[MultiChannelMemorySystem] currentClockCycle = 767
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 768
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 768
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 717
[MultiChannelMemorySystem] currentClockCycle = 768
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 769
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 769
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 718
[MultiChannelMemorySystem] currentClockCycle = 769
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 770
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 770
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 719
[MultiChannelMemorySystem] currentClockCycle = 770
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 771
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 771
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10da
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 720
[MultiChannelMemorySystem] currentClockCycle = 771
[Callback] read complete: channel = 0, address = 0x41, cycle = 771
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 772
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 772
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10db
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 721
[MultiChannelMemorySystem] currentClockCycle = 772
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 772
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 773
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 773
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10dc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 722
[MultiChannelMemorySystem] currentClockCycle = 773
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 774
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 774
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10dd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 723
[MultiChannelMemorySystem] currentClockCycle = 774
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 775
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 775
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10de
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 724
[MultiChannelMemorySystem] currentClockCycle = 775
[Callback] read complete: channel = 0, address = 0x41, cycle = 775
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 776
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 776
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10df
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 725
[MultiChannelMemorySystem] currentClockCycle = 776
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 776
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869251
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 777
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 777
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 726
[MultiChannelMemorySystem] currentClockCycle = 777
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 778
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 778
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 727
[MultiChannelMemorySystem] currentClockCycle = 778
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 779
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 779
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 728
[MultiChannelMemorySystem] currentClockCycle = 779
[Callback] read complete: channel = 0, address = 0x41, cycle = 779
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 780
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 780
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 729
[MultiChannelMemorySystem] currentClockCycle = 780
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 780
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 782
WARNING: address 0x400000043 is not aligned to the request size of 64
channel 1: isWr: writing to addr = 17179869251
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
current clock cycle = 782
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 730
[MultiChannelMemorySystem] currentClockCycle = 782
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 783
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 783
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 731
[MultiChannelMemorySystem] currentClockCycle = 783
[Callback] read complete: channel = 0, address = 0x41, cycle = 783
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 784
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 784
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 732
[MultiChannelMemorySystem] currentClockCycle = 784
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 784
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869251
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 785
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 785
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 733
[MultiChannelMemorySystem] currentClockCycle = 785
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 786
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 786
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 734
[MultiChannelMemorySystem] currentClockCycle = 786
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 787
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 787
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 735
[MultiChannelMemorySystem] currentClockCycle = 787
[Callback] read complete: channel = 0, address = 0x41, cycle = 787
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 788
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 788
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ea
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 736
[MultiChannelMemorySystem] currentClockCycle = 788
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 788
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 789
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 789
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10eb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 737
[MultiChannelMemorySystem] currentClockCycle = 789
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 790
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 790
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ec
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 738
[MultiChannelMemorySystem] currentClockCycle = 790
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 791
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 791
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ed
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 739
[MultiChannelMemorySystem] currentClockCycle = 791
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 792
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 792
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ee
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 740
[MultiChannelMemorySystem] currentClockCycle = 792
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 793
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 793
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ef
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 741
[MultiChannelMemorySystem] currentClockCycle = 793
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 794
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 794
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 742
[MultiChannelMemorySystem] currentClockCycle = 794
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 795
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 795
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 743
[MultiChannelMemorySystem] currentClockCycle = 795
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 797
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 797
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 744
[MultiChannelMemorySystem] currentClockCycle = 797
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 798
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 798
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 745
[MultiChannelMemorySystem] currentClockCycle = 798
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 799
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 799
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 746
[MultiChannelMemorySystem] currentClockCycle = 799
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 800
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 800
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 747
[MultiChannelMemorySystem] currentClockCycle = 800
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 801
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 801
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 748
[MultiChannelMemorySystem] currentClockCycle = 801
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 802
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 802
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 749
[MultiChannelMemorySystem] currentClockCycle = 802
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 803
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 803
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 750
[MultiChannelMemorySystem] currentClockCycle = 803
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 804
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 804
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 751
[MultiChannelMemorySystem] currentClockCycle = 804
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 805
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 805
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10fa
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 752
[MultiChannelMemorySystem] currentClockCycle = 805
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 806
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 806
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10fb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 753
[MultiChannelMemorySystem] currentClockCycle = 806
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 807
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 807
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10fc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 754
[MultiChannelMemorySystem] currentClockCycle = 807
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 808
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 808
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10fd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 755
[MultiChannelMemorySystem] currentClockCycle = 808
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 809
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 809
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10fe
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 756
[MultiChannelMemorySystem] currentClockCycle = 809
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 810
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 810
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ff
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 757
[MultiChannelMemorySystem] currentClockCycle = 810
channel 1: isWr: writing to addr = 17179869251
current clock cycle = 812
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 812
WARNING: address 0x400000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1100
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 758
[MultiChannelMemorySystem] currentClockCycle = 812
[Callback] read complete: channel = 0, address = 0x41, cycle = 812
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 813
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000043 is not aligned to the request size of 64
current clock cycle = 813
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1101
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 759
[MultiChannelMemorySystem] currentClockCycle = 813
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 813
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 814
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 814
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1102
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 760
[MultiChannelMemorySystem] currentClockCycle = 814
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 815
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 815
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1103
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 761
[MultiChannelMemorySystem] currentClockCycle = 815
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 816
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 816
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1104
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 762
[MultiChannelMemorySystem] currentClockCycle = 816
[Callback] read complete: channel = 0, address = 0x41, cycle = 816
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 817
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 817
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1105
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 763
[MultiChannelMemorySystem] currentClockCycle = 817
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 817
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 818
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 818
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1106
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 764
[MultiChannelMemorySystem] currentClockCycle = 818
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 819
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 819
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1107
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 765
[MultiChannelMemorySystem] currentClockCycle = 819
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 820
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 820
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1108
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 766
[MultiChannelMemorySystem] currentClockCycle = 820
[Callback] read complete: channel = 0, address = 0x41, cycle = 820
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 821
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 821
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1109
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 767
[MultiChannelMemorySystem] currentClockCycle = 821
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 821
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 822
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 822
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x110a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 768
[MultiChannelMemorySystem] currentClockCycle = 822
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 823
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 823
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x110b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 769
[MultiChannelMemorySystem] currentClockCycle = 823
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 824
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 824
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x110c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 770
[MultiChannelMemorySystem] currentClockCycle = 824
[Callback] read complete: channel = 0, address = 0x41, cycle = 824
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 825
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 825
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x110d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 771
[MultiChannelMemorySystem] currentClockCycle = 825
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 825
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 827
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 827
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x110e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 772
[MultiChannelMemorySystem] currentClockCycle = 827
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 828
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 828
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x110f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 773
[MultiChannelMemorySystem] currentClockCycle = 828
[Callback] read complete: channel = 0, address = 0x41, cycle = 828
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 829
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 829
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1110
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 774
[MultiChannelMemorySystem] currentClockCycle = 829
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 829
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 830
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 830
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1111
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 775
[MultiChannelMemorySystem] currentClockCycle = 830
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 831
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 831
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1112
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 776
[MultiChannelMemorySystem] currentClockCycle = 831
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 832
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 832
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1113
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 777
[MultiChannelMemorySystem] currentClockCycle = 832
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 833
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 833
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1114
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 778
[MultiChannelMemorySystem] currentClockCycle = 833
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 834
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 834
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1115
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 779
[MultiChannelMemorySystem] currentClockCycle = 834
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 835
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 835
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1116
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 780
[MultiChannelMemorySystem] currentClockCycle = 835
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 836
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 836
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1117
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 781
[MultiChannelMemorySystem] currentClockCycle = 836
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 837
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 837
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1118
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 782
[MultiChannelMemorySystem] currentClockCycle = 837
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 838
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 838
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1119
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 783
[MultiChannelMemorySystem] currentClockCycle = 838
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 839
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 839
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x111a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 784
[MultiChannelMemorySystem] currentClockCycle = 839
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 840
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 840
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x111b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 785
[MultiChannelMemorySystem] currentClockCycle = 840
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 842
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 842
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x111c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 786
[MultiChannelMemorySystem] currentClockCycle = 842
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 843
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 843
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x111d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 787
[MultiChannelMemorySystem] currentClockCycle = 843
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 844
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 844
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x111e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 788
[MultiChannelMemorySystem] currentClockCycle = 844
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 845
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 845
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x111f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 789
[MultiChannelMemorySystem] currentClockCycle = 845
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 846
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 846
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1120
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 790
[MultiChannelMemorySystem] currentClockCycle = 846
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 847
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 847
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1121
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 791
[MultiChannelMemorySystem] currentClockCycle = 847
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 848
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 848
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1122
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 792
[MultiChannelMemorySystem] currentClockCycle = 848
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 849
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 849
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1123
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 793
[MultiChannelMemorySystem] currentClockCycle = 849
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 850
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 850
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1124
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 794
[MultiChannelMemorySystem] currentClockCycle = 850
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 851
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 851
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1125
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 795
[MultiChannelMemorySystem] currentClockCycle = 851
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 852
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 852
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1126
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 796
[MultiChannelMemorySystem] currentClockCycle = 852
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 853
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 853
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1127
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 797
[MultiChannelMemorySystem] currentClockCycle = 853
[Callback] read complete: channel = 0, address = 0x41, cycle = 853
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 854
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 854
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1128
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 798
[MultiChannelMemorySystem] currentClockCycle = 854
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 854
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 855
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 855
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1129
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 799
[MultiChannelMemorySystem] currentClockCycle = 855
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 857
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 857
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x112a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 800
[MultiChannelMemorySystem] currentClockCycle = 857
[Callback] read complete: channel = 0, address = 0x41, cycle = 857
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 858
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 858
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x112b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 801
[MultiChannelMemorySystem] currentClockCycle = 858
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 858
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 859
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 859
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x112c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 802
[MultiChannelMemorySystem] currentClockCycle = 859
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 860
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 860
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x112d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 803
[MultiChannelMemorySystem] currentClockCycle = 860
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 861
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 861
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x112e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 804
[MultiChannelMemorySystem] currentClockCycle = 861
[Callback] read complete: channel = 0, address = 0x41, cycle = 861
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 862
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 862
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x112f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 805
[MultiChannelMemorySystem] currentClockCycle = 862
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 862
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 863
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 863
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1130
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 806
[MultiChannelMemorySystem] currentClockCycle = 863
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 864
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 864
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1131
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 807
[MultiChannelMemorySystem] currentClockCycle = 864
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 865
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 865
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1132
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 808
[MultiChannelMemorySystem] currentClockCycle = 865
[Callback] read complete: channel = 0, address = 0x41, cycle = 865
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 866
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 866
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1133
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 809
[MultiChannelMemorySystem] currentClockCycle = 866
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 866
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 867
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 867
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1134
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 810
[MultiChannelMemorySystem] currentClockCycle = 867
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 868
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 868
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1135
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 811
[MultiChannelMemorySystem] currentClockCycle = 868
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 869
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 869
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1136
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 812
[MultiChannelMemorySystem] currentClockCycle = 869
[Callback] read complete: channel = 0, address = 0x41, cycle = 869
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 870
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 870
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1137
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 813
[MultiChannelMemorySystem] currentClockCycle = 870
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 870
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 872
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 872
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1138
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 814
[MultiChannelMemorySystem] currentClockCycle = 872
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 873
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 873
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1139
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 815
[MultiChannelMemorySystem] currentClockCycle = 873
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 874
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 874
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x113a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 816
[MultiChannelMemorySystem] currentClockCycle = 874
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 875
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 875
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x113b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 817
[MultiChannelMemorySystem] currentClockCycle = 875
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 876
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 876
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x113c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 818
[MultiChannelMemorySystem] currentClockCycle = 876
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 877
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 877
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x113d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 819
[MultiChannelMemorySystem] currentClockCycle = 877
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 878
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 878
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x113e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 820
[MultiChannelMemorySystem] currentClockCycle = 878
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 879
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 879
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x113f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 821
[MultiChannelMemorySystem] currentClockCycle = 879
channel 1: isWr: writing to addr = 17179869252
current clock cycle = 880
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 880
WARNING: address 0x400000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1140
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 822
[MultiChannelMemorySystem] currentClockCycle = 880
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 881
WARNING: address 0x400000044 is not aligned to the request size of 64
current clock cycle = 881
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1141
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 823
[MultiChannelMemorySystem] currentClockCycle = 881
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 882
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 882
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1142
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 824
[MultiChannelMemorySystem] currentClockCycle = 882
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 883
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 883
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1143
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 825
[MultiChannelMemorySystem] currentClockCycle = 883
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 884
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 884
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1144
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 826
[MultiChannelMemorySystem] currentClockCycle = 884
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 885
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 885
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1145
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 827
[MultiChannelMemorySystem] currentClockCycle = 885
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 887
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 887
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1146
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 828
[MultiChannelMemorySystem] currentClockCycle = 887
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 888
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 888
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1147
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 829
[MultiChannelMemorySystem] currentClockCycle = 888
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 889
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 889
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1148
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 830
[MultiChannelMemorySystem] currentClockCycle = 889
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 890
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 890
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1149
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 831
[MultiChannelMemorySystem] currentClockCycle = 890
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 891
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 891
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x114a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 832
[MultiChannelMemorySystem] currentClockCycle = 891
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 892
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 892
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x114b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 833
[MultiChannelMemorySystem] currentClockCycle = 892
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 893
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 893
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x114c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 834
[MultiChannelMemorySystem] currentClockCycle = 893
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 894
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 894
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x114d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 835
[MultiChannelMemorySystem] currentClockCycle = 894
[Callback] read complete: channel = 0, address = 0x41, cycle = 894
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 895
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 895
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x114e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 836
[MultiChannelMemorySystem] currentClockCycle = 895
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 895
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 896
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 896
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x114f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 837
[MultiChannelMemorySystem] currentClockCycle = 896
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 897
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 897
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1150
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 838
[MultiChannelMemorySystem] currentClockCycle = 897
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 898
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 898
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1151
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 839
[MultiChannelMemorySystem] currentClockCycle = 898
[Callback] read complete: channel = 0, address = 0x41, cycle = 898
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 899
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 899
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1152
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 840
[MultiChannelMemorySystem] currentClockCycle = 899
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 899
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 900
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
current clock cycle = 900
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1153
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 841
[MultiChannelMemorySystem] currentClockCycle = 900
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 902
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 902
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1154
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 842
[MultiChannelMemorySystem] currentClockCycle = 902
[Callback] read complete: channel = 0, address = 0x41, cycle = 902
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 903
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 903
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1155
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 843
[MultiChannelMemorySystem] currentClockCycle = 903
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 903
starting getting tags 
starting getting rdataVec from dataMap 
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 904
WARNING: address 0x400000045 is not aligned to the request size of 64
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
channel 1: isWr: writing to addr = 17179869253
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
current clock cycle = 904
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1156
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 844
[MultiChannelMemorySystem] currentClockCycle = 904
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 905
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 905
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1157
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 845
[MultiChannelMemorySystem] currentClockCycle = 905
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 906
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 906
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1158
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 846
[MultiChannelMemorySystem] currentClockCycle = 906
[Callback] read complete: channel = 0, address = 0x41, cycle = 906
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 907
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 907
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1159
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 847
[MultiChannelMemorySystem] currentClockCycle = 907
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 907
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 908
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 908
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x115a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 848
[MultiChannelMemorySystem] currentClockCycle = 908
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 909
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 909
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x115b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 849
[MultiChannelMemorySystem] currentClockCycle = 909
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 910
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 910
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x115c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 850
[MultiChannelMemorySystem] currentClockCycle = 910
[Callback] read complete: channel = 0, address = 0x41, cycle = 910
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 911
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 911
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x115d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 851
[MultiChannelMemorySystem] currentClockCycle = 911
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 911
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 912
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 912
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x115e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 852
[MultiChannelMemorySystem] currentClockCycle = 912
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 913
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 913
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x115f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 853
[MultiChannelMemorySystem] currentClockCycle = 913
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 914
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 914
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1160
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 854
[MultiChannelMemorySystem] currentClockCycle = 914
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 915
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 915
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1161
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 855
[MultiChannelMemorySystem] currentClockCycle = 915
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 917
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 917
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1162
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 856
[MultiChannelMemorySystem] currentClockCycle = 917
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 918
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 918
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1163
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 857
[MultiChannelMemorySystem] currentClockCycle = 918
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 919
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 919
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1164
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 858
[MultiChannelMemorySystem] currentClockCycle = 919
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 920
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 920
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1165
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 859
[MultiChannelMemorySystem] currentClockCycle = 920
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 921
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 921
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1166
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 860
[MultiChannelMemorySystem] currentClockCycle = 921
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 922
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 922
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1167
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 861
[MultiChannelMemorySystem] currentClockCycle = 922
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 923
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 923
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1168
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 862
[MultiChannelMemorySystem] currentClockCycle = 923
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 924
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 924
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1169
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 863
[MultiChannelMemorySystem] currentClockCycle = 924
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 925
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 925
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x116a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 864
[MultiChannelMemorySystem] currentClockCycle = 925
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 926
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 926
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x116b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 865
[MultiChannelMemorySystem] currentClockCycle = 926
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 927
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 927
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x116c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 866
[MultiChannelMemorySystem] currentClockCycle = 927
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 928
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 928
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x116d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 867
[MultiChannelMemorySystem] currentClockCycle = 928
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 929
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 929
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x116e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 868
[MultiChannelMemorySystem] currentClockCycle = 929
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 930
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 930
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x116f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 869
[MultiChannelMemorySystem] currentClockCycle = 930
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 932
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 932
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1170
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 870
[MultiChannelMemorySystem] currentClockCycle = 932
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 933
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 933
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1171
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 871
[MultiChannelMemorySystem] currentClockCycle = 933
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 934
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 934
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1172
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 872
[MultiChannelMemorySystem] currentClockCycle = 934
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 935
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 935
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1173
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 873
[MultiChannelMemorySystem] currentClockCycle = 935
[Callback] read complete: channel = 0, address = 0x41, cycle = 935
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 936
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 936
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1174
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 874
[MultiChannelMemorySystem] currentClockCycle = 936
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 936
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 937
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 937
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1175
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 875
[MultiChannelMemorySystem] currentClockCycle = 937
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 938
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 938
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1176
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 876
[MultiChannelMemorySystem] currentClockCycle = 938
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 939
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 939
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1177
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 877
[MultiChannelMemorySystem] currentClockCycle = 939
[Callback] read complete: channel = 0, address = 0x41, cycle = 939
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 940
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 940
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1178
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 878
[MultiChannelMemorySystem] currentClockCycle = 940
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 940
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 941
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 941
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1179
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 879
[MultiChannelMemorySystem] currentClockCycle = 941
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 942
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 942
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x117a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 880
[MultiChannelMemorySystem] currentClockCycle = 942
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 943
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 943
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x117b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 881
[MultiChannelMemorySystem] currentClockCycle = 943
[Callback] read complete: channel = 0, address = 0x41, cycle = 943
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 944
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 944
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x117c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 882
[MultiChannelMemorySystem] currentClockCycle = 944
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 944
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 945
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 945
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x117d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 883
[MultiChannelMemorySystem] currentClockCycle = 945
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 947
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 947
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x117e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 884
[MultiChannelMemorySystem] currentClockCycle = 947
[Callback] read complete: channel = 0, address = 0x41, cycle = 947
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
current clock cycle = 948
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 948
WARNING: address 0x400000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x117f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 885
[MultiChannelMemorySystem] currentClockCycle = 948
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 948
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869253
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 949
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 949
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1180
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 886
[MultiChannelMemorySystem] currentClockCycle = 949
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 950
WARNING: address 0x400000045 is not aligned to the request size of 64
current clock cycle = 950
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1181
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 887
[MultiChannelMemorySystem] currentClockCycle = 950
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 951
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 951
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1182
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 888
[MultiChannelMemorySystem] currentClockCycle = 951
[Callback] read complete: channel = 0, address = 0x41, cycle = 951
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 952
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 952
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1183
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 889
[MultiChannelMemorySystem] currentClockCycle = 952
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 952
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869254
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 953
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 953
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1184
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 890
[MultiChannelMemorySystem] currentClockCycle = 953
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 954
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 954
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1185
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 891
[MultiChannelMemorySystem] currentClockCycle = 954
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 955
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 955
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1186
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 892
[MultiChannelMemorySystem] currentClockCycle = 955
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 956
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 956
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1187
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 893
[MultiChannelMemorySystem] currentClockCycle = 956
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 957
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 957
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1188
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 894
[MultiChannelMemorySystem] currentClockCycle = 957
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 958
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 958
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1189
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 895
[MultiChannelMemorySystem] currentClockCycle = 958
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 959
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 959
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x118a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 896
[MultiChannelMemorySystem] currentClockCycle = 959
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 960
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 960
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x118b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 897
[MultiChannelMemorySystem] currentClockCycle = 960
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 962
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 962
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x118c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 898
[MultiChannelMemorySystem] currentClockCycle = 962
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 963
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 963
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x118d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 899
[MultiChannelMemorySystem] currentClockCycle = 963
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 964
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 964
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x118e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 900
[MultiChannelMemorySystem] currentClockCycle = 964
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 965
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 965
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x118f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 901
[MultiChannelMemorySystem] currentClockCycle = 965
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 966
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 966
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1190
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 902
[MultiChannelMemorySystem] currentClockCycle = 966
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 967
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 967
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1191
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 903
[MultiChannelMemorySystem] currentClockCycle = 967
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 968
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 968
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1192
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 904
[MultiChannelMemorySystem] currentClockCycle = 968
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 969
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 969
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1193
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 905
[MultiChannelMemorySystem] currentClockCycle = 969
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 970
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 970
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1194
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 906
[MultiChannelMemorySystem] currentClockCycle = 970
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 971
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 971
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1195
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 907
[MultiChannelMemorySystem] currentClockCycle = 971
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 972
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 972
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1196
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 908
[MultiChannelMemorySystem] currentClockCycle = 972
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 973
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 973
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1197
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 909
[MultiChannelMemorySystem] currentClockCycle = 973
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 974
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 974
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1198
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 910
[MultiChannelMemorySystem] currentClockCycle = 974
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 975
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 975
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1199
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 911
[MultiChannelMemorySystem] currentClockCycle = 975
[Callback] read complete: channel = 0, address = 0x41, cycle = 976
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 977
WARNING: address 0x400000046 is not aligned to the request size of 64
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 977
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x119a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 912
[MultiChannelMemorySystem] currentClockCycle = 977
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 977
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869254
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 978
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 978
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x119b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 913
[MultiChannelMemorySystem] currentClockCycle = 978
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 979
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 979
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x119c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 914
[MultiChannelMemorySystem] currentClockCycle = 979
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 980
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 980
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x119d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 915
[MultiChannelMemorySystem] currentClockCycle = 980
[Callback] read complete: channel = 0, address = 0x41, cycle = 980
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 981
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 981
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x119e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 916
[MultiChannelMemorySystem] currentClockCycle = 981
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 981
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869254
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 982
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 982
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x119f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 917
[MultiChannelMemorySystem] currentClockCycle = 982
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 983
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 983
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 918
[MultiChannelMemorySystem] currentClockCycle = 983
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 984
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 984
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 919
[MultiChannelMemorySystem] currentClockCycle = 984
[Callback] read complete: channel = 0, address = 0x41, cycle = 984
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 985
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 985
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 920
[MultiChannelMemorySystem] currentClockCycle = 985
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 985
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869254
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 986
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 986
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 921
[MultiChannelMemorySystem] currentClockCycle = 986
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 987
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 987
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 922
[MultiChannelMemorySystem] currentClockCycle = 987
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 988
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 988
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 923
[MultiChannelMemorySystem] currentClockCycle = 988
[Callback] read complete: channel = 0, address = 0x41, cycle = 988
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 989
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 989
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 924
[MultiChannelMemorySystem] currentClockCycle = 989
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 989
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 990
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 990
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 925
[MultiChannelMemorySystem] currentClockCycle = 990
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 992
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 992
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 926
[MultiChannelMemorySystem] currentClockCycle = 992
[Callback] read complete: channel = 0, address = 0x41, cycle = 992
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 993
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 993
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 927
[MultiChannelMemorySystem] currentClockCycle = 993
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 993
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869254
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 994
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 994
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11aa
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 928
[MultiChannelMemorySystem] currentClockCycle = 994
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 995
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 995
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ab
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 929
[MultiChannelMemorySystem] currentClockCycle = 995
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 996
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 996
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ac
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 930
[MultiChannelMemorySystem] currentClockCycle = 996
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 997
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 997
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ad
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 931
[MultiChannelMemorySystem] currentClockCycle = 997
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 998
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 998
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ae
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 932
[MultiChannelMemorySystem] currentClockCycle = 998
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 999
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 999
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11af
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 933
[MultiChannelMemorySystem] currentClockCycle = 999
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1000
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1000
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 934
[MultiChannelMemorySystem] currentClockCycle = 1000
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1001
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1001
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 935
[MultiChannelMemorySystem] currentClockCycle = 1001
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1002
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1002
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 936
[MultiChannelMemorySystem] currentClockCycle = 1002
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1003
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1003
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 937
[MultiChannelMemorySystem] currentClockCycle = 1003
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1004
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1004
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 938
[MultiChannelMemorySystem] currentClockCycle = 1004
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1005
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1005
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 939
[MultiChannelMemorySystem] currentClockCycle = 1005
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1007
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1007
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 940
[MultiChannelMemorySystem] currentClockCycle = 1007
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1008
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1008
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 941
[MultiChannelMemorySystem] currentClockCycle = 1008
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1009
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1009
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 942
[MultiChannelMemorySystem] currentClockCycle = 1009
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1010
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1010
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 943
[MultiChannelMemorySystem] currentClockCycle = 1010
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1011
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1011
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ba
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 944
[MultiChannelMemorySystem] currentClockCycle = 1011
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1012
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1012
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11bb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 945
[MultiChannelMemorySystem] currentClockCycle = 1012
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1013
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1013
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11bc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 946
[MultiChannelMemorySystem] currentClockCycle = 1013
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1014
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1014
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11bd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 947
[MultiChannelMemorySystem] currentClockCycle = 1014
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1015
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1015
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11be
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 948
[MultiChannelMemorySystem] currentClockCycle = 1015
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1016
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1016
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11bf
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 949
[MultiChannelMemorySystem] currentClockCycle = 1016
channel 1: isWr: writing to addr = 17179869254
current clock cycle = 1017
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1017
WARNING: address 0x400000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 950
[MultiChannelMemorySystem] currentClockCycle = 1017
[Callback] read complete: channel = 0, address = 0x41, cycle = 1017
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1018
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000046 is not aligned to the request size of 64
current clock cycle = 1018
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 951
[MultiChannelMemorySystem] currentClockCycle = 1018
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 1018
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1019
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1019
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 952
[MultiChannelMemorySystem] currentClockCycle = 1019
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1020
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1020
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 953
[MultiChannelMemorySystem] currentClockCycle = 1020
[Callback] read complete: channel = 0, address = 0x41, cycle = 1021
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
WARNING: address 0x400000047 is not aligned to the request size of 64
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 1022
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1022
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 954
[MultiChannelMemorySystem] currentClockCycle = 1022
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 1022
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1023
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1023
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 955
[MultiChannelMemorySystem] currentClockCycle = 1023
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1024
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1024
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 956
[MultiChannelMemorySystem] currentClockCycle = 1024
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1025
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1025
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 957
[MultiChannelMemorySystem] currentClockCycle = 1025
[Callback] read complete: channel = 0, address = 0x41, cycle = 1025
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1026
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1026
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 958
[MultiChannelMemorySystem] currentClockCycle = 1026
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 1026
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1027
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1027
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 959
[MultiChannelMemorySystem] currentClockCycle = 1027
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1028
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1028
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ca
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 960
[MultiChannelMemorySystem] currentClockCycle = 1028
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1029
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1029
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11cb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 961
[MultiChannelMemorySystem] currentClockCycle = 1029
[Callback] read complete: channel = 0, address = 0x41, cycle = 1029
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1030
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1030
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11cc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 962
[MultiChannelMemorySystem] currentClockCycle = 1030
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 1030
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1031
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1031
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11cd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 963
[MultiChannelMemorySystem] currentClockCycle = 1031
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1032
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1032
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ce
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 964
[MultiChannelMemorySystem] currentClockCycle = 1032
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1033
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1033
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11cf
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 965
[MultiChannelMemorySystem] currentClockCycle = 1033
[Callback] read complete: channel = 0, address = 0x41, cycle = 1033
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1034
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1034
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 966
[MultiChannelMemorySystem] currentClockCycle = 1034
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 1034
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1035
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1035
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 967
[MultiChannelMemorySystem] currentClockCycle = 1035
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1037
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1037
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 968
[MultiChannelMemorySystem] currentClockCycle = 1037
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1038
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1038
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 969
[MultiChannelMemorySystem] currentClockCycle = 1038
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1039
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1039
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 970
[MultiChannelMemorySystem] currentClockCycle = 1039
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1040
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1040
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 971
[MultiChannelMemorySystem] currentClockCycle = 1040
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1041
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1041
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 972
[MultiChannelMemorySystem] currentClockCycle = 1041
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1042
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1042
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 973
[MultiChannelMemorySystem] currentClockCycle = 1042
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1043
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1043
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 974
[MultiChannelMemorySystem] currentClockCycle = 1043
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1044
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1044
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 975
[MultiChannelMemorySystem] currentClockCycle = 1044
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1045
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1045
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11da
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 976
[MultiChannelMemorySystem] currentClockCycle = 1045
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1046
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1046
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11db
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 977
[MultiChannelMemorySystem] currentClockCycle = 1046
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1047
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1047
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11dc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 978
[MultiChannelMemorySystem] currentClockCycle = 1047
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1048
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1048
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11dd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 979
[MultiChannelMemorySystem] currentClockCycle = 1048
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1049
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1049
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11de
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 980
[MultiChannelMemorySystem] currentClockCycle = 1049
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1050
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1050
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11df
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 981
[MultiChannelMemorySystem] currentClockCycle = 1050
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1052
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1052
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 982
[MultiChannelMemorySystem] currentClockCycle = 1052
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1053
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1053
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 983
[MultiChannelMemorySystem] currentClockCycle = 1053
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1054
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1054
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 984
[MultiChannelMemorySystem] currentClockCycle = 1054
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1055
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1055
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 985
[MultiChannelMemorySystem] currentClockCycle = 1055
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1056
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1056
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x3
STEP 1 -> 986
[MultiChannelMemorySystem] currentClockCycle = 1056
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1057
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1057
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x4
STEP 1 -> 987
[MultiChannelMemorySystem] currentClockCycle = 1057
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1058
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1058
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x5
STEP 1 -> 988
[MultiChannelMemorySystem] currentClockCycle = 1058
[Callback] read complete: channel = 0, address = 0x41, cycle = 1058
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1059
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1059
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x6
STEP 1 -> 989
[MultiChannelMemorySystem] currentClockCycle = 1059
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 1059
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1060
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1060
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x7
STEP 1 -> 990
[MultiChannelMemorySystem] currentClockCycle = 1060
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1061
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1061
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x8
STEP 1 -> 991
[MultiChannelMemorySystem] currentClockCycle = 1061
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1062
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1062
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ea
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x9
STEP 1 -> 992
[MultiChannelMemorySystem] currentClockCycle = 1062
[Callback] read complete: channel = 0, address = 0x41, cycle = 1062
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1063
WARNING: address 0x41 is not aligned to the request size of 64
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1063
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11eb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xa
STEP 1 -> 993
[MultiChannelMemorySystem] currentClockCycle = 1063
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 1063
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1064
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1064
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ec
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xb
STEP 1 -> 994
[MultiChannelMemorySystem] currentClockCycle = 1064
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1065
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1065
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ed
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xc
STEP 1 -> 995
[MultiChannelMemorySystem] currentClockCycle = 1065
[Callback] read complete: channel = 0, address = 0x41, cycle = 1066
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1067
WARNING: address 0x400000047 is not aligned to the request size of 64
WARNING: address 0x41 is not aligned to the request size of 64
current clock cycle = 1067
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ee
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xd
STEP 1 -> 996
[MultiChannelMemorySystem] currentClockCycle = 1067
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 1067
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1068
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1068
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ef
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xe
STEP 1 -> 997
[MultiChannelMemorySystem] currentClockCycle = 1068
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1069
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1069
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11f0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0xf
STEP 1 -> 998
[MultiChannelMemorySystem] currentClockCycle = 1069
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1070
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1070
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11f1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x0
STEP 1 -> 999
[MultiChannelMemorySystem] currentClockCycle = 1070
[Callback] read complete: channel = 0, address = 0x42, cycle = 1070
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1071
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1071
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11f2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x1
STEP 1 -> 1000
[MultiChannelMemorySystem] currentClockCycle = 1071
[Callback] read complete: channel = 1, address = 0x400000040, cycle = 1071
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1072
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1072
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11f3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_1_tagOut <- 0x2
STEP 1 -> 1001
[MultiChannelMemorySystem] currentClockCycle = 1072
channel 1: isWr: writing to addr = 17179869255
current clock cycle = 1073
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1073
WARNING: address 0x400000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1000
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1002
[MultiChannelMemorySystem] currentClockCycle = 1073
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1074
WARNING: address 0x400000047 is not aligned to the request size of 64
current clock cycle = 1074
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1001
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1003
[MultiChannelMemorySystem] currentClockCycle = 1074
[Callback] read complete: channel = 0, address = 0x42, cycle = 1074
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1075
channel 2: isWr: writing to addr = 34359738432
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
current clock cycle = 1075
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1002
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1004
[MultiChannelMemorySystem] currentClockCycle = 1075
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1075
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1076
channel 2: isWr: writing to addr = 34359738432
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
current clock cycle = 1076
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1003
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1005
[MultiChannelMemorySystem] currentClockCycle = 1076
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1077
current clock cycle = 1077
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1004
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1006
[MultiChannelMemorySystem] currentClockCycle = 1077
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1078
current clock cycle = 1078
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1005
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1007
[MultiChannelMemorySystem] currentClockCycle = 1078
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1079
current clock cycle = 1079
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1006
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1008
[MultiChannelMemorySystem] currentClockCycle = 1079
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1080
current clock cycle = 1080
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1007
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1009
[MultiChannelMemorySystem] currentClockCycle = 1080
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1082
current clock cycle = 1082
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1008
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1010
[MultiChannelMemorySystem] currentClockCycle = 1082
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1083
current clock cycle = 1083
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1009
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1011
[MultiChannelMemorySystem] currentClockCycle = 1083
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1084
current clock cycle = 1084
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x100a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1012
[MultiChannelMemorySystem] currentClockCycle = 1084
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1085
current clock cycle = 1085
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x100b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1013
[MultiChannelMemorySystem] currentClockCycle = 1085
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1086
current clock cycle = 1086
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x100c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1014
[MultiChannelMemorySystem] currentClockCycle = 1086
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1087
current clock cycle = 1087
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x100d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1015
[MultiChannelMemorySystem] currentClockCycle = 1087
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1088
current clock cycle = 1088
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x100e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1016
[MultiChannelMemorySystem] currentClockCycle = 1088
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1089
current clock cycle = 1089
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x100f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1017
[MultiChannelMemorySystem] currentClockCycle = 1089
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1090
current clock cycle = 1090
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1010
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1018
[MultiChannelMemorySystem] currentClockCycle = 1090
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1091
current clock cycle = 1091
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1011
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1019
[MultiChannelMemorySystem] currentClockCycle = 1091
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1092
current clock cycle = 1092
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1012
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1020
[MultiChannelMemorySystem] currentClockCycle = 1092
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1093
current clock cycle = 1093
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1013
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1021
[MultiChannelMemorySystem] currentClockCycle = 1093
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1094
current clock cycle = 1094
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1014
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1022
[MultiChannelMemorySystem] currentClockCycle = 1094
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1095
current clock cycle = 1095
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1015
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1023
[MultiChannelMemorySystem] currentClockCycle = 1095
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1097
current clock cycle = 1097
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1016
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1024
[MultiChannelMemorySystem] currentClockCycle = 1097
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1098
current clock cycle = 1098
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1017
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1025
[MultiChannelMemorySystem] currentClockCycle = 1098
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1099
current clock cycle = 1099
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1018
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1026
[MultiChannelMemorySystem] currentClockCycle = 1099
[Callback] read complete: channel = 0, address = 0x42, cycle = 1099
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738432
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1100
current clock cycle = 1100
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1019
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1027
[MultiChannelMemorySystem] currentClockCycle = 1100
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1100
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738432
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1101
current clock cycle = 1101
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x101a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1028
[MultiChannelMemorySystem] currentClockCycle = 1101
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1102
current clock cycle = 1102
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x101b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1029
[MultiChannelMemorySystem] currentClockCycle = 1102
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1103
current clock cycle = 1103
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x101c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1030
[MultiChannelMemorySystem] currentClockCycle = 1103
[Callback] read complete: channel = 0, address = 0x42, cycle = 1103
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1103
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1104
starting getting tags 
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
channel 2: isWr: writing to addr = 34359738432
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x101d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
current clock cycle = 1104
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1031
[MultiChannelMemorySystem] currentClockCycle = 1104
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1104
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1105
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1105
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x101e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1032
[MultiChannelMemorySystem] currentClockCycle = 1105
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1106
current clock cycle = 1106
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x101f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1033
[MultiChannelMemorySystem] currentClockCycle = 1106
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1107
current clock cycle = 1107
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1020
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1034
[MultiChannelMemorySystem] currentClockCycle = 1107
[Callback] read complete: channel = 0, address = 0x42, cycle = 1107
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1107
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1108
starting getting tags 
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1021
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1108
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1035
[MultiChannelMemorySystem] currentClockCycle = 1108
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1108
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1109
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1109
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1022
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1036
[MultiChannelMemorySystem] currentClockCycle = 1109
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1110
current clock cycle = 1110
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1023
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1037
[MultiChannelMemorySystem] currentClockCycle = 1110
[Callback] read complete: channel = 0, address = 0x42, cycle = 1111
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1111
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1112
starting getting tags 
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1024
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1112
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1038
[MultiChannelMemorySystem] currentClockCycle = 1112
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1112
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738432
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1113
current clock cycle = 1113
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1025
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1039
[MultiChannelMemorySystem] currentClockCycle = 1113
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1114
current clock cycle = 1114
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1026
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1040
[MultiChannelMemorySystem] currentClockCycle = 1114
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1115
current clock cycle = 1115
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1027
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1041
[MultiChannelMemorySystem] currentClockCycle = 1115
[Callback] read complete: channel = 0, address = 0x42, cycle = 1115
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1115
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1116
starting getting tags 
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1028
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1116
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1042
[MultiChannelMemorySystem] currentClockCycle = 1116
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1116
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1117
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1117
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1029
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1043
[MultiChannelMemorySystem] currentClockCycle = 1117
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1118
current clock cycle = 1118
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x102a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1044
[MultiChannelMemorySystem] currentClockCycle = 1118
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1119
current clock cycle = 1119
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x102b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1045
[MultiChannelMemorySystem] currentClockCycle = 1119
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1119
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1120
current clock cycle = 1120
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x102c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1046
[MultiChannelMemorySystem] currentClockCycle = 1120
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1121
current clock cycle = 1121
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x102d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1047
[MultiChannelMemorySystem] currentClockCycle = 1121
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1122
current clock cycle = 1122
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x102e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1048
[MultiChannelMemorySystem] currentClockCycle = 1122
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1123
current clock cycle = 1123
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x102f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1049
[MultiChannelMemorySystem] currentClockCycle = 1123
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1124
current clock cycle = 1124
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1030
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1050
[MultiChannelMemorySystem] currentClockCycle = 1124
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1125
current clock cycle = 1125
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1031
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1051
[MultiChannelMemorySystem] currentClockCycle = 1125
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1127
current clock cycle = 1127
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1032
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1052
[MultiChannelMemorySystem] currentClockCycle = 1127
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1128
current clock cycle = 1128
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1033
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1053
[MultiChannelMemorySystem] currentClockCycle = 1128
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1129
current clock cycle = 1129
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1034
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1054
[MultiChannelMemorySystem] currentClockCycle = 1129
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1130
current clock cycle = 1130
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1035
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1055
[MultiChannelMemorySystem] currentClockCycle = 1130
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1131
current clock cycle = 1131
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1036
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1056
[MultiChannelMemorySystem] currentClockCycle = 1131
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1132
current clock cycle = 1132
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1037
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1057
[MultiChannelMemorySystem] currentClockCycle = 1132
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1133
current clock cycle = 1133
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1038
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1058
[MultiChannelMemorySystem] currentClockCycle = 1133
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1134
current clock cycle = 1134
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1039
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1059
[MultiChannelMemorySystem] currentClockCycle = 1134
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1135
current clock cycle = 1135
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x103a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1060
[MultiChannelMemorySystem] currentClockCycle = 1135
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1136
current clock cycle = 1136
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x103b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1061
[MultiChannelMemorySystem] currentClockCycle = 1136
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1137
current clock cycle = 1137
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x103c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1062
[MultiChannelMemorySystem] currentClockCycle = 1137
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1138
current clock cycle = 1138
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x103d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1063
[MultiChannelMemorySystem] currentClockCycle = 1138
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1139
current clock cycle = 1139
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x103e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1064
[MultiChannelMemorySystem] currentClockCycle = 1139
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1140
current clock cycle = 1140
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x103f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1065
[MultiChannelMemorySystem] currentClockCycle = 1140
[Callback] read complete: channel = 0, address = 0x42, cycle = 1140
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1141
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738432
current clock cycle = 1142
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1142
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1040
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1066
[MultiChannelMemorySystem] currentClockCycle = 1142
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1143
current clock cycle = 1143
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1041
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1067
[MultiChannelMemorySystem] currentClockCycle = 1143
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1144
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1144
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1042
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1068
[MultiChannelMemorySystem] currentClockCycle = 1144
[Callback] read complete: channel = 0, address = 0x42, cycle = 1144
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1144
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1145
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1145
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1043
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1069
[MultiChannelMemorySystem] currentClockCycle = 1145
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1145
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1146
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1146
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1044
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1070
[MultiChannelMemorySystem] currentClockCycle = 1146
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1147
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1147
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1045
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1071
[MultiChannelMemorySystem] currentClockCycle = 1147
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1148
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1148
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1046
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1072
[MultiChannelMemorySystem] currentClockCycle = 1148
[Callback] read complete: channel = 0, address = 0x42, cycle = 1148
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1148
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1149
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1149
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1047
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1073
[MultiChannelMemorySystem] currentClockCycle = 1149
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1149
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1150
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1150
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1048
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1074
[MultiChannelMemorySystem] currentClockCycle = 1150
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1151
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1151
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1049
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1075
[MultiChannelMemorySystem] currentClockCycle = 1151
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1152
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1152
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x104a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1076
[MultiChannelMemorySystem] currentClockCycle = 1152
[Callback] read complete: channel = 0, address = 0x42, cycle = 1152
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1152
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1153
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1153
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x104b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1077
[MultiChannelMemorySystem] currentClockCycle = 1153
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1153
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1154
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1154
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x104c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1078
[MultiChannelMemorySystem] currentClockCycle = 1154
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1155
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1155
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x104d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1079
[MultiChannelMemorySystem] currentClockCycle = 1155
[Callback] read complete: channel = 0, address = 0x42, cycle = 1156
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1156
starting getting tags 
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1157
WARNING: address 0x800000041 is not aligned to the request size of 64
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x104e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1157
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1080
[MultiChannelMemorySystem] currentClockCycle = 1157
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1157
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1158
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1158
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x104f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1081
[MultiChannelMemorySystem] currentClockCycle = 1158
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1159
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1159
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1050
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1082
[MultiChannelMemorySystem] currentClockCycle = 1159
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1160
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1160
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1051
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1083
[MultiChannelMemorySystem] currentClockCycle = 1160
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1160
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1161
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1161
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1052
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1084
[MultiChannelMemorySystem] currentClockCycle = 1161
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1162
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1162
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1053
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1085
[MultiChannelMemorySystem] currentClockCycle = 1162
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1163
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1163
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1054
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1086
[MultiChannelMemorySystem] currentClockCycle = 1163
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1164
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1164
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1055
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1087
[MultiChannelMemorySystem] currentClockCycle = 1164
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1165
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1165
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1056
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1088
[MultiChannelMemorySystem] currentClockCycle = 1165
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1166
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1166
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1057
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1089
[MultiChannelMemorySystem] currentClockCycle = 1166
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1167
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1167
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1058
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1090
[MultiChannelMemorySystem] currentClockCycle = 1167
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1168
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1168
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1059
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1091
[MultiChannelMemorySystem] currentClockCycle = 1168
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1169
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1169
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x105a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1092
[MultiChannelMemorySystem] currentClockCycle = 1169
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1170
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1170
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x105b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1093
[MultiChannelMemorySystem] currentClockCycle = 1170
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1172
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1172
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x105c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1094
[MultiChannelMemorySystem] currentClockCycle = 1172
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1173
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1173
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x105d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1095
[MultiChannelMemorySystem] currentClockCycle = 1173
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1174
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1174
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x105e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1096
[MultiChannelMemorySystem] currentClockCycle = 1174
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1175
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1175
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x105f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1097
[MultiChannelMemorySystem] currentClockCycle = 1175
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1176
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1176
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1060
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1098
[MultiChannelMemorySystem] currentClockCycle = 1176
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1177
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1177
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1061
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1099
[MultiChannelMemorySystem] currentClockCycle = 1177
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1178
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1178
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1062
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1100
[MultiChannelMemorySystem] currentClockCycle = 1178
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1179
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1179
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1063
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1101
[MultiChannelMemorySystem] currentClockCycle = 1179
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1180
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1180
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1064
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1102
[MultiChannelMemorySystem] currentClockCycle = 1180
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1181
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1181
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1065
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1103
[MultiChannelMemorySystem] currentClockCycle = 1181
[Callback] read complete: channel = 0, address = 0x42, cycle = 1181
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1182
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1182
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1066
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1104
[MultiChannelMemorySystem] currentClockCycle = 1182
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1182
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1183
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1183
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1067
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1105
[MultiChannelMemorySystem] currentClockCycle = 1183
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1184
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1184
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1068
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1106
[MultiChannelMemorySystem] currentClockCycle = 1184
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1185
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1185
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1069
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1107
[MultiChannelMemorySystem] currentClockCycle = 1185
[Callback] read complete: channel = 0, address = 0x42, cycle = 1185
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1185
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1186
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1187
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1187
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x106a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1108
[MultiChannelMemorySystem] currentClockCycle = 1187
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1188
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1188
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x106b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1109
[MultiChannelMemorySystem] currentClockCycle = 1188
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1189
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1189
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x106c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1110
[MultiChannelMemorySystem] currentClockCycle = 1189
[Callback] read complete: channel = 0, address = 0x42, cycle = 1189
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1189
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1190
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1190
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x106d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1111
[MultiChannelMemorySystem] currentClockCycle = 1190
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1190
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1191
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1191
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x106e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1112
[MultiChannelMemorySystem] currentClockCycle = 1191
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1192
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1192
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x106f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1113
[MultiChannelMemorySystem] currentClockCycle = 1192
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1193
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1193
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1070
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1114
[MultiChannelMemorySystem] currentClockCycle = 1193
[Callback] read complete: channel = 0, address = 0x42, cycle = 1193
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1193
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1194
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1194
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1071
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1115
[MultiChannelMemorySystem] currentClockCycle = 1194
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1194
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1195
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1195
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1072
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1116
[MultiChannelMemorySystem] currentClockCycle = 1195
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1196
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1196
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1073
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1117
[MultiChannelMemorySystem] currentClockCycle = 1196
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1197
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1197
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1074
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1118
[MultiChannelMemorySystem] currentClockCycle = 1197
[Callback] read complete: channel = 0, address = 0x42, cycle = 1197
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1197
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1198
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1198
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1075
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1119
[MultiChannelMemorySystem] currentClockCycle = 1198
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1198
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1199
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1199
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1076
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1120
[MultiChannelMemorySystem] currentClockCycle = 1199
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1200
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1200
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1077
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1121
[MultiChannelMemorySystem] currentClockCycle = 1200
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1201
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738433
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1202
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1202
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1078
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1122
[MultiChannelMemorySystem] currentClockCycle = 1202
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1203
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1203
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1079
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1123
[MultiChannelMemorySystem] currentClockCycle = 1203
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1204
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1204
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x107a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1124
[MultiChannelMemorySystem] currentClockCycle = 1204
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1205
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1205
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x107b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1125
[MultiChannelMemorySystem] currentClockCycle = 1205
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1206
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1206
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x107c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1126
[MultiChannelMemorySystem] currentClockCycle = 1206
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1207
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1207
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x107d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1127
[MultiChannelMemorySystem] currentClockCycle = 1207
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1208
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1208
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x107e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1128
[MultiChannelMemorySystem] currentClockCycle = 1208
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1209
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1209
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x107f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1129
[MultiChannelMemorySystem] currentClockCycle = 1209
channel 2: isWr: writing to addr = 34359738433
current clock cycle = 1210
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1210
WARNING: address 0x800000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1080
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1130
[MultiChannelMemorySystem] currentClockCycle = 1210
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1211
WARNING: address 0x800000041 is not aligned to the request size of 64
current clock cycle = 1211
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1081
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1131
[MultiChannelMemorySystem] currentClockCycle = 1211
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1212
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1212
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1082
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1132
[MultiChannelMemorySystem] currentClockCycle = 1212
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1213
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1213
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1083
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1133
[MultiChannelMemorySystem] currentClockCycle = 1213
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1214
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1214
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1084
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1134
[MultiChannelMemorySystem] currentClockCycle = 1214
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1215
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1215
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1085
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1135
[MultiChannelMemorySystem] currentClockCycle = 1215
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1217
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1217
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1086
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1136
[MultiChannelMemorySystem] currentClockCycle = 1217
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1218
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1218
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1087
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1137
[MultiChannelMemorySystem] currentClockCycle = 1218
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1219
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1219
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1088
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1138
[MultiChannelMemorySystem] currentClockCycle = 1219
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1220
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1220
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1089
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1139
[MultiChannelMemorySystem] currentClockCycle = 1220
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1221
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1221
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x108a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1140
[MultiChannelMemorySystem] currentClockCycle = 1221
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1222
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1222
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x108b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1141
[MultiChannelMemorySystem] currentClockCycle = 1222
[Callback] read complete: channel = 0, address = 0x42, cycle = 1222
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1223
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1223
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x108c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1142
[MultiChannelMemorySystem] currentClockCycle = 1223
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1223
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1224
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1224
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x108d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1143
[MultiChannelMemorySystem] currentClockCycle = 1224
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1225
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1225
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x108e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1144
[MultiChannelMemorySystem] currentClockCycle = 1225
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1226
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1226
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x108f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1145
[MultiChannelMemorySystem] currentClockCycle = 1226
[Callback] read complete: channel = 0, address = 0x42, cycle = 1226
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1226
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1227
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1227
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1090
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1146
[MultiChannelMemorySystem] currentClockCycle = 1227
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1227
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1228
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1228
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1091
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1147
[MultiChannelMemorySystem] currentClockCycle = 1228
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1229
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1229
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1092
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1148
[MultiChannelMemorySystem] currentClockCycle = 1229
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1230
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1230
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1093
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1149
[MultiChannelMemorySystem] currentClockCycle = 1230
[Callback] read complete: channel = 0, address = 0x42, cycle = 1230
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1230
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1231
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1232
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1232
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1094
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1150
[MultiChannelMemorySystem] currentClockCycle = 1232
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1233
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1233
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1095
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1151
[MultiChannelMemorySystem] currentClockCycle = 1233
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1234
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1234
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1096
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1152
[MultiChannelMemorySystem] currentClockCycle = 1234
[Callback] read complete: channel = 0, address = 0x42, cycle = 1234
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1234
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1235
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1235
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1097
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1153
[MultiChannelMemorySystem] currentClockCycle = 1235
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1235
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1236
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1236
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1098
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1154
[MultiChannelMemorySystem] currentClockCycle = 1236
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1237
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1237
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1099
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1155
[MultiChannelMemorySystem] currentClockCycle = 1237
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1238
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1238
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x109a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1156
[MultiChannelMemorySystem] currentClockCycle = 1238
[Callback] read complete: channel = 0, address = 0x42, cycle = 1238
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1238
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1239
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1239
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x109b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1157
[MultiChannelMemorySystem] currentClockCycle = 1239
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1239
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1240
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1240
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x109c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1158
[MultiChannelMemorySystem] currentClockCycle = 1240
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1241
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1241
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x109d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1159
[MultiChannelMemorySystem] currentClockCycle = 1241
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1242
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1242
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x109e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1160
[MultiChannelMemorySystem] currentClockCycle = 1242
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1242
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1243
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1243
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x109f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1161
[MultiChannelMemorySystem] currentClockCycle = 1243
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1244
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1244
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1162
[MultiChannelMemorySystem] currentClockCycle = 1244
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1245
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1245
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1163
[MultiChannelMemorySystem] currentClockCycle = 1245
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1247
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1247
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1164
[MultiChannelMemorySystem] currentClockCycle = 1247
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1248
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1248
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1165
[MultiChannelMemorySystem] currentClockCycle = 1248
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1249
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1249
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1166
[MultiChannelMemorySystem] currentClockCycle = 1249
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1250
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1250
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1167
[MultiChannelMemorySystem] currentClockCycle = 1250
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1251
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1251
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1168
[MultiChannelMemorySystem] currentClockCycle = 1251
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1252
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1252
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1169
[MultiChannelMemorySystem] currentClockCycle = 1252
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1253
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1253
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1170
[MultiChannelMemorySystem] currentClockCycle = 1253
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1254
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1254
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1171
[MultiChannelMemorySystem] currentClockCycle = 1254
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1255
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1255
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10aa
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1172
[MultiChannelMemorySystem] currentClockCycle = 1255
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1256
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1256
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ab
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1173
[MultiChannelMemorySystem] currentClockCycle = 1256
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1257
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1257
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ac
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1174
[MultiChannelMemorySystem] currentClockCycle = 1257
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1258
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1258
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ad
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1175
[MultiChannelMemorySystem] currentClockCycle = 1258
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1259
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1259
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ae
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1176
[MultiChannelMemorySystem] currentClockCycle = 1259
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1260
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1260
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10af
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1177
[MultiChannelMemorySystem] currentClockCycle = 1260
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1262
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1262
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1178
[MultiChannelMemorySystem] currentClockCycle = 1262
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1263
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1263
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1179
[MultiChannelMemorySystem] currentClockCycle = 1263
[Callback] read complete: channel = 0, address = 0x42, cycle = 1263
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1264
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1264
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1180
[MultiChannelMemorySystem] currentClockCycle = 1264
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1264
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1265
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1265
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1181
[MultiChannelMemorySystem] currentClockCycle = 1265
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1266
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1266
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1182
[MultiChannelMemorySystem] currentClockCycle = 1266
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1267
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1267
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1183
[MultiChannelMemorySystem] currentClockCycle = 1267
[Callback] read complete: channel = 0, address = 0x42, cycle = 1267
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1267
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1268
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1268
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1184
[MultiChannelMemorySystem] currentClockCycle = 1268
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1268
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1269
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1269
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1185
[MultiChannelMemorySystem] currentClockCycle = 1269
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1270
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1270
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1186
[MultiChannelMemorySystem] currentClockCycle = 1270
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1271
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1271
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1187
[MultiChannelMemorySystem] currentClockCycle = 1271
[Callback] read complete: channel = 0, address = 0x42, cycle = 1271
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1271
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1272
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1272
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ba
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1188
[MultiChannelMemorySystem] currentClockCycle = 1272
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1272
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1273
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1273
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10bb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1189
[MultiChannelMemorySystem] currentClockCycle = 1273
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1274
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1274
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10bc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1190
[MultiChannelMemorySystem] currentClockCycle = 1274
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1275
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1275
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10bd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1191
[MultiChannelMemorySystem] currentClockCycle = 1275
[Callback] read complete: channel = 0, address = 0x42, cycle = 1275
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1275
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1276
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1277
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1277
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10be
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1192
[MultiChannelMemorySystem] currentClockCycle = 1277
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1278
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1278
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10bf
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1193
[MultiChannelMemorySystem] currentClockCycle = 1278
channel 2: isWr: writing to addr = 34359738434
current clock cycle = 1279
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1279
WARNING: address 0x800000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1194
[MultiChannelMemorySystem] currentClockCycle = 1279
[Callback] read complete: channel = 0, address = 0x42, cycle = 1279
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1279
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1280
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000042 is not aligned to the request size of 64
current clock cycle = 1280
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1195
[MultiChannelMemorySystem] currentClockCycle = 1280
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1280
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1281
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1281
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1196
[MultiChannelMemorySystem] currentClockCycle = 1281
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1282
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1282
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1197
[MultiChannelMemorySystem] currentClockCycle = 1282
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1283
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1283
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1198
[MultiChannelMemorySystem] currentClockCycle = 1283
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1283
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738435
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1284
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1284
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1199
[MultiChannelMemorySystem] currentClockCycle = 1284
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1285
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1285
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1200
[MultiChannelMemorySystem] currentClockCycle = 1285
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1286
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1286
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1201
[MultiChannelMemorySystem] currentClockCycle = 1286
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1287
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1287
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1202
[MultiChannelMemorySystem] currentClockCycle = 1287
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1288
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1288
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1203
[MultiChannelMemorySystem] currentClockCycle = 1288
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1289
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1289
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ca
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1204
[MultiChannelMemorySystem] currentClockCycle = 1289
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1290
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1290
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10cb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1205
[MultiChannelMemorySystem] currentClockCycle = 1290
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1292
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1292
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10cc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1206
[MultiChannelMemorySystem] currentClockCycle = 1292
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1293
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1293
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10cd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1207
[MultiChannelMemorySystem] currentClockCycle = 1293
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1294
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1294
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ce
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1208
[MultiChannelMemorySystem] currentClockCycle = 1294
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1295
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1295
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10cf
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1209
[MultiChannelMemorySystem] currentClockCycle = 1295
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1296
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1296
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1210
[MultiChannelMemorySystem] currentClockCycle = 1296
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1297
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1297
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1211
[MultiChannelMemorySystem] currentClockCycle = 1297
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1298
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1298
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1212
[MultiChannelMemorySystem] currentClockCycle = 1298
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1299
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1299
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1213
[MultiChannelMemorySystem] currentClockCycle = 1299
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1300
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1300
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1214
[MultiChannelMemorySystem] currentClockCycle = 1300
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1301
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1301
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1215
[MultiChannelMemorySystem] currentClockCycle = 1301
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1302
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1302
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1216
[MultiChannelMemorySystem] currentClockCycle = 1302
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1303
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1303
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1217
[MultiChannelMemorySystem] currentClockCycle = 1303
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1304
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1304
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1218
[MultiChannelMemorySystem] currentClockCycle = 1304
[Callback] read complete: channel = 0, address = 0x42, cycle = 1304
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1305
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1305
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1219
[MultiChannelMemorySystem] currentClockCycle = 1305
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1305
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1307
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1307
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10da
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1220
[MultiChannelMemorySystem] currentClockCycle = 1307
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1308
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1308
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10db
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1221
[MultiChannelMemorySystem] currentClockCycle = 1308
[Callback] read complete: channel = 0, address = 0x42, cycle = 1308
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1308
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1309
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1309
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10dc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1222
[MultiChannelMemorySystem] currentClockCycle = 1309
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1309
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1310
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1310
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10dd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1223
[MultiChannelMemorySystem] currentClockCycle = 1310
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1311
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1311
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10de
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1224
[MultiChannelMemorySystem] currentClockCycle = 1311
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1312
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1312
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10df
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1225
[MultiChannelMemorySystem] currentClockCycle = 1312
[Callback] read complete: channel = 0, address = 0x42, cycle = 1312
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1312
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1313
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1313
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1226
[MultiChannelMemorySystem] currentClockCycle = 1313
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1313
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1314
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1314
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1227
[MultiChannelMemorySystem] currentClockCycle = 1314
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1315
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1315
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1228
[MultiChannelMemorySystem] currentClockCycle = 1315
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1316
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1316
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1229
[MultiChannelMemorySystem] currentClockCycle = 1316
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1317
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1317
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1230
[MultiChannelMemorySystem] currentClockCycle = 1317
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1318
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1318
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1231
[MultiChannelMemorySystem] currentClockCycle = 1318
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1319
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1232
[MultiChannelMemorySystem] currentClockCycle = 1319
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1320
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1319
WARNING: address 0x800000043 is not aligned to the request size of 64
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1320
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1233
[MultiChannelMemorySystem] currentClockCycle = 1320
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1322
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1322
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1234
[MultiChannelMemorySystem] currentClockCycle = 1322
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1323
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1323
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1235
[MultiChannelMemorySystem] currentClockCycle = 1323
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1324
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1324
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ea
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1236
[MultiChannelMemorySystem] currentClockCycle = 1324
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1325
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1325
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10eb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1237
[MultiChannelMemorySystem] currentClockCycle = 1325
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1326
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1326
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ec
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1238
[MultiChannelMemorySystem] currentClockCycle = 1326
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1327
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1327
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ed
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1239
[MultiChannelMemorySystem] currentClockCycle = 1327
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1328
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1328
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ee
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1240
[MultiChannelMemorySystem] currentClockCycle = 1328
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1329
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1329
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ef
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1241
[MultiChannelMemorySystem] currentClockCycle = 1329
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1330
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1330
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1242
[MultiChannelMemorySystem] currentClockCycle = 1330
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1331
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1331
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1243
[MultiChannelMemorySystem] currentClockCycle = 1331
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1332
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1332
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1244
[MultiChannelMemorySystem] currentClockCycle = 1332
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1333
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1333
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1245
[MultiChannelMemorySystem] currentClockCycle = 1333
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1334
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1334
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1246
[MultiChannelMemorySystem] currentClockCycle = 1334
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1335
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1335
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1247
[MultiChannelMemorySystem] currentClockCycle = 1335
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1337
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1337
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1248
[MultiChannelMemorySystem] currentClockCycle = 1337
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1338
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1338
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1249
[MultiChannelMemorySystem] currentClockCycle = 1338
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1339
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1339
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1250
[MultiChannelMemorySystem] currentClockCycle = 1339
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1340
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1340
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1251
[MultiChannelMemorySystem] currentClockCycle = 1340
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1341
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1341
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10fa
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1252
[MultiChannelMemorySystem] currentClockCycle = 1341
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1342
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1342
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10fb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1253
[MultiChannelMemorySystem] currentClockCycle = 1342
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1343
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1343
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10fc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1254
[MultiChannelMemorySystem] currentClockCycle = 1343
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1344
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1344
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10fd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1255
[MultiChannelMemorySystem] currentClockCycle = 1344
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1345
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1345
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10fe
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1256
[MultiChannelMemorySystem] currentClockCycle = 1345
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1346
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1346
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ff
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1257
[MultiChannelMemorySystem] currentClockCycle = 1346
channel 2: isWr: writing to addr = 34359738435
current clock cycle = 1347
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1347
WARNING: address 0x800000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1100
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1258
[MultiChannelMemorySystem] currentClockCycle = 1347
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1348
WARNING: address 0x800000043 is not aligned to the request size of 64
current clock cycle = 1348
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1101
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1259
[MultiChannelMemorySystem] currentClockCycle = 1348
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1349
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1349
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1102
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1260
[MultiChannelMemorySystem] currentClockCycle = 1349
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1350
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1350
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1103
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1261
[MultiChannelMemorySystem] currentClockCycle = 1350
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1352
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1352
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1104
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1262
[MultiChannelMemorySystem] currentClockCycle = 1352
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1353
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1353
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1105
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1263
[MultiChannelMemorySystem] currentClockCycle = 1353
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1354
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1354
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1106
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1264
[MultiChannelMemorySystem] currentClockCycle = 1354
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1355
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1355
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1107
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1265
[MultiChannelMemorySystem] currentClockCycle = 1355
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1356
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1356
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1108
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1266
[MultiChannelMemorySystem] currentClockCycle = 1356
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1357
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1357
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1109
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1267
[MultiChannelMemorySystem] currentClockCycle = 1357
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1358
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1358
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x110a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1268
[MultiChannelMemorySystem] currentClockCycle = 1358
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1359
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1359
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x110b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1269
[MultiChannelMemorySystem] currentClockCycle = 1359
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1360
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1360
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x110c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1270
[MultiChannelMemorySystem] currentClockCycle = 1360
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1361
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1361
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x110d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1271
[MultiChannelMemorySystem] currentClockCycle = 1361
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1362
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1362
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x110e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1272
[MultiChannelMemorySystem] currentClockCycle = 1362
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1363
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1363
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x110f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1273
[MultiChannelMemorySystem] currentClockCycle = 1363
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1364
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1364
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1110
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1274
[MultiChannelMemorySystem] currentClockCycle = 1364
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1365
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1365
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1111
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1275
[MultiChannelMemorySystem] currentClockCycle = 1365
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1367
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1367
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1112
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1276
[MultiChannelMemorySystem] currentClockCycle = 1367
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1368
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1368
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1113
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1277
[MultiChannelMemorySystem] currentClockCycle = 1368
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1369
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1369
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1114
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1278
[MultiChannelMemorySystem] currentClockCycle = 1369
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1370
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1370
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1115
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1279
[MultiChannelMemorySystem] currentClockCycle = 1370
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1371
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1371
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1116
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1280
[MultiChannelMemorySystem] currentClockCycle = 1371
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1372
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1372
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1117
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1281
[MultiChannelMemorySystem] currentClockCycle = 1372
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1373
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1373
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1118
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1282
[MultiChannelMemorySystem] currentClockCycle = 1373
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1374
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1374
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1119
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1283
[MultiChannelMemorySystem] currentClockCycle = 1374
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1375
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1375
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x111a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1284
[MultiChannelMemorySystem] currentClockCycle = 1375
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1376
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1376
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x111b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1285
[MultiChannelMemorySystem] currentClockCycle = 1376
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1377
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1377
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x111c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1286
[MultiChannelMemorySystem] currentClockCycle = 1377
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1378
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1378
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x111d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1287
[MultiChannelMemorySystem] currentClockCycle = 1378
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1379
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1379
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x111e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1288
[MultiChannelMemorySystem] currentClockCycle = 1379
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1380
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1380
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x111f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1289
[MultiChannelMemorySystem] currentClockCycle = 1380
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1382
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1382
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1120
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1290
[MultiChannelMemorySystem] currentClockCycle = 1382
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1383
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1383
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1121
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1291
[MultiChannelMemorySystem] currentClockCycle = 1383
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1384
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1384
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1122
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1292
[MultiChannelMemorySystem] currentClockCycle = 1384
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1385
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1385
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1123
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1293
[MultiChannelMemorySystem] currentClockCycle = 1385
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1386
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1386
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1124
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1294
[MultiChannelMemorySystem] currentClockCycle = 1386
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1387
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1387
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1125
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1295
[MultiChannelMemorySystem] currentClockCycle = 1387
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1388
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1388
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1126
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1296
[MultiChannelMemorySystem] currentClockCycle = 1388
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1389
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1389
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1127
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1297
[MultiChannelMemorySystem] currentClockCycle = 1389
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1390
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1390
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1128
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1298
[MultiChannelMemorySystem] currentClockCycle = 1390
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1391
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1391
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1129
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1299
[MultiChannelMemorySystem] currentClockCycle = 1391
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1392
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1392
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x112a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1300
[MultiChannelMemorySystem] currentClockCycle = 1392
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1393
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1393
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x112b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1301
[MultiChannelMemorySystem] currentClockCycle = 1393
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1394
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1394
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x112c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1302
[MultiChannelMemorySystem] currentClockCycle = 1394
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1395
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1395
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x112d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1303
[MultiChannelMemorySystem] currentClockCycle = 1395
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1397
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1397
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x112e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1304
[MultiChannelMemorySystem] currentClockCycle = 1397
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1398
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1398
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x112f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1305
[MultiChannelMemorySystem] currentClockCycle = 1398
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1399
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1399
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1130
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1306
[MultiChannelMemorySystem] currentClockCycle = 1399
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1400
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1400
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1131
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1307
[MultiChannelMemorySystem] currentClockCycle = 1400
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1401
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1401
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1132
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1308
[MultiChannelMemorySystem] currentClockCycle = 1401
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1402
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1402
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1133
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1309
[MultiChannelMemorySystem] currentClockCycle = 1402
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1403
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1403
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1134
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1310
[MultiChannelMemorySystem] currentClockCycle = 1403
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1404
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1404
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1135
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1311
[MultiChannelMemorySystem] currentClockCycle = 1404
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1405
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1405
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1136
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1312
[MultiChannelMemorySystem] currentClockCycle = 1405
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1406
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1406
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1137
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1313
[MultiChannelMemorySystem] currentClockCycle = 1406
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1407
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1407
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1138
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1314
[MultiChannelMemorySystem] currentClockCycle = 1407
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1408
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1408
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1139
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1315
[MultiChannelMemorySystem] currentClockCycle = 1408
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1409
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1409
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x113a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1316
[MultiChannelMemorySystem] currentClockCycle = 1409
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1410
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1410
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x113b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1317
[MultiChannelMemorySystem] currentClockCycle = 1410
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1412
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1412
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x113c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1318
[MultiChannelMemorySystem] currentClockCycle = 1412
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1413
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1413
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x113d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1319
[MultiChannelMemorySystem] currentClockCycle = 1413
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1414
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1414
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x113e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1320
[MultiChannelMemorySystem] currentClockCycle = 1414
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1415
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1415
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x113f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1321
[MultiChannelMemorySystem] currentClockCycle = 1415
channel 2: isWr: writing to addr = 34359738436
current clock cycle = 1416
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1416
WARNING: address 0x800000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1140
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1322
[MultiChannelMemorySystem] currentClockCycle = 1416
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1417
WARNING: address 0x800000044 is not aligned to the request size of 64
current clock cycle = 1417
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1141
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1323
[MultiChannelMemorySystem] currentClockCycle = 1417
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1418
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1418
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1142
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1324
[MultiChannelMemorySystem] currentClockCycle = 1418
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1419
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1419
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1143
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1325
[MultiChannelMemorySystem] currentClockCycle = 1419
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1420
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1420
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1144
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1326
[MultiChannelMemorySystem] currentClockCycle = 1420
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1421
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1421
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1145
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1327
[MultiChannelMemorySystem] currentClockCycle = 1421
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1422
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1422
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1146
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1328
[MultiChannelMemorySystem] currentClockCycle = 1422
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1423
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1423
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1147
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1329
[MultiChannelMemorySystem] currentClockCycle = 1423
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1424
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1424
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1148
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1330
[MultiChannelMemorySystem] currentClockCycle = 1424
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1425
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1425
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1149
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1331
[MultiChannelMemorySystem] currentClockCycle = 1425
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1427
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1427
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x114a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1332
[MultiChannelMemorySystem] currentClockCycle = 1427
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1428
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1428
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x114b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1333
[MultiChannelMemorySystem] currentClockCycle = 1428
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1429
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1429
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x114c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1334
[MultiChannelMemorySystem] currentClockCycle = 1429
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1430
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1430
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x114d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1335
[MultiChannelMemorySystem] currentClockCycle = 1430
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1431
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1431
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x114e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1336
[MultiChannelMemorySystem] currentClockCycle = 1431
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1432
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1432
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x114f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1337
[MultiChannelMemorySystem] currentClockCycle = 1432
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1433
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1433
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1150
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1338
[MultiChannelMemorySystem] currentClockCycle = 1433
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1434
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1434
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1151
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1339
[MultiChannelMemorySystem] currentClockCycle = 1434
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1435
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1435
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1152
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1340
[MultiChannelMemorySystem] currentClockCycle = 1435
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1436
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1436
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1153
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1341
[MultiChannelMemorySystem] currentClockCycle = 1436
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1437
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1437
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1154
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1342
[MultiChannelMemorySystem] currentClockCycle = 1437
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1438
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1438
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1155
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1343
[MultiChannelMemorySystem] currentClockCycle = 1438
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1439
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1439
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1156
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1344
[MultiChannelMemorySystem] currentClockCycle = 1439
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1440
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1440
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1157
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1345
[MultiChannelMemorySystem] currentClockCycle = 1440
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1442
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1442
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1158
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1346
[MultiChannelMemorySystem] currentClockCycle = 1442
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1443
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1443
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1159
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1347
[MultiChannelMemorySystem] currentClockCycle = 1443
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1444
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1444
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x115a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1348
[MultiChannelMemorySystem] currentClockCycle = 1444
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1445
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1445
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x115b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1349
[MultiChannelMemorySystem] currentClockCycle = 1445
[Callback] read complete: channel = 0, address = 0x42, cycle = 1445
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1446
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1446
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x115c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1350
[MultiChannelMemorySystem] currentClockCycle = 1446
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1446
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1447
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1447
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x115d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1351
[MultiChannelMemorySystem] currentClockCycle = 1447
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1448
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1448
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x115e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1352
[MultiChannelMemorySystem] currentClockCycle = 1448
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1449
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1449
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x115f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1353
[MultiChannelMemorySystem] currentClockCycle = 1449
[Callback] read complete: channel = 0, address = 0x42, cycle = 1449
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1449
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1450
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1450
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1160
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1354
[MultiChannelMemorySystem] currentClockCycle = 1450
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1450
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1451
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1451
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1161
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1355
[MultiChannelMemorySystem] currentClockCycle = 1451
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1452
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1452
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1162
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1356
[MultiChannelMemorySystem] currentClockCycle = 1452
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1453
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1453
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1163
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1357
[MultiChannelMemorySystem] currentClockCycle = 1453
[Callback] read complete: channel = 0, address = 0x42, cycle = 1453
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1453
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1454
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1454
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1164
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1358
[MultiChannelMemorySystem] currentClockCycle = 1454
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1454
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1455
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1455
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1165
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1359
[MultiChannelMemorySystem] currentClockCycle = 1455
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1457
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1457
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1166
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1360
[MultiChannelMemorySystem] currentClockCycle = 1457
[Callback] read complete: channel = 0, address = 0x42, cycle = 1457
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1457
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1458
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1458
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1167
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1361
[MultiChannelMemorySystem] currentClockCycle = 1458
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1458
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1459
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1459
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1168
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1362
[MultiChannelMemorySystem] currentClockCycle = 1459
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1460
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1460
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1169
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1363
[MultiChannelMemorySystem] currentClockCycle = 1460
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1461
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1461
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x116a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1364
[MultiChannelMemorySystem] currentClockCycle = 1461
[Callback] read complete: channel = 0, address = 0x42, cycle = 1461
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1461
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1462
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1462
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x116b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1365
[MultiChannelMemorySystem] currentClockCycle = 1462
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1462
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1463
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1463
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x116c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1366
[MultiChannelMemorySystem] currentClockCycle = 1463
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1464
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1464
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x116d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1367
[MultiChannelMemorySystem] currentClockCycle = 1464
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1465
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1465
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x116e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1368
[MultiChannelMemorySystem] currentClockCycle = 1465
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1465
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1466
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1466
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x116f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1369
[MultiChannelMemorySystem] currentClockCycle = 1466
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1467
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1467
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1170
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1370
[MultiChannelMemorySystem] currentClockCycle = 1467
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1468
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1468
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1171
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1371
[MultiChannelMemorySystem] currentClockCycle = 1468
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1469
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1469
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1172
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1372
[MultiChannelMemorySystem] currentClockCycle = 1469
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1470
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1470
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1173
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1373
[MultiChannelMemorySystem] currentClockCycle = 1470
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1472
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1472
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1174
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1374
[MultiChannelMemorySystem] currentClockCycle = 1472
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1473
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1473
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1175
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1375
[MultiChannelMemorySystem] currentClockCycle = 1473
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1474
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1474
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1176
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1376
[MultiChannelMemorySystem] currentClockCycle = 1474
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1475
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1475
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1177
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1377
[MultiChannelMemorySystem] currentClockCycle = 1475
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1476
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1476
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1178
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1378
[MultiChannelMemorySystem] currentClockCycle = 1476
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1477
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1477
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1179
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1379
[MultiChannelMemorySystem] currentClockCycle = 1477
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1478
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1478
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x117a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1380
[MultiChannelMemorySystem] currentClockCycle = 1478
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1479
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1479
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x117b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1381
[MultiChannelMemorySystem] currentClockCycle = 1479
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1480
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1480
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x117c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1382
[MultiChannelMemorySystem] currentClockCycle = 1480
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1481
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1481
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x117d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1383
[MultiChannelMemorySystem] currentClockCycle = 1481
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1482
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1482
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x117e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1384
[MultiChannelMemorySystem] currentClockCycle = 1482
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1483
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1483
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x117f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1385
[MultiChannelMemorySystem] currentClockCycle = 1483
channel 2: isWr: writing to addr = 34359738437
current clock cycle = 1484
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1484
WARNING: address 0x800000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1180
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1386
[MultiChannelMemorySystem] currentClockCycle = 1484
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1485
WARNING: address 0x800000045 is not aligned to the request size of 64
current clock cycle = 1485
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1181
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1387
[MultiChannelMemorySystem] currentClockCycle = 1485
[Callback] read complete: channel = 0, address = 0x42, cycle = 1486
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1487
WARNING: address 0x800000046 is not aligned to the request size of 64
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1487
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1182
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1388
[MultiChannelMemorySystem] currentClockCycle = 1487
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1487
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1488
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1488
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1183
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1389
[MultiChannelMemorySystem] currentClockCycle = 1488
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1489
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1489
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1184
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1390
[MultiChannelMemorySystem] currentClockCycle = 1489
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1490
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1490
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1185
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1391
[MultiChannelMemorySystem] currentClockCycle = 1490
[Callback] read complete: channel = 0, address = 0x42, cycle = 1490
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1490
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1491
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1491
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1186
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1392
[MultiChannelMemorySystem] currentClockCycle = 1491
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1491
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1492
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1492
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1187
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1393
[MultiChannelMemorySystem] currentClockCycle = 1492
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1493
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1493
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1188
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1394
[MultiChannelMemorySystem] currentClockCycle = 1493
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1494
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1494
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1189
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1395
[MultiChannelMemorySystem] currentClockCycle = 1494
[Callback] read complete: channel = 0, address = 0x42, cycle = 1494
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1494
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1495
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1495
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x118a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1396
[MultiChannelMemorySystem] currentClockCycle = 1495
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1495
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1496
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1496
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x118b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1397
[MultiChannelMemorySystem] currentClockCycle = 1496
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1497
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1497
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x118c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1398
[MultiChannelMemorySystem] currentClockCycle = 1497
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1498
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1498
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x118d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1399
[MultiChannelMemorySystem] currentClockCycle = 1498
[Callback] read complete: channel = 0, address = 0x42, cycle = 1498
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1498
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1499
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1499
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x118e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1400
[MultiChannelMemorySystem] currentClockCycle = 1499
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1499
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1500
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1500
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x118f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1401
[MultiChannelMemorySystem] currentClockCycle = 1500
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1502
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1502
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1190
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1402
[MultiChannelMemorySystem] currentClockCycle = 1502
[Callback] read complete: channel = 0, address = 0x42, cycle = 1502
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1502
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1503
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1503
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1191
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1403
[MultiChannelMemorySystem] currentClockCycle = 1503
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1503
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1504
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1504
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1192
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1404
[MultiChannelMemorySystem] currentClockCycle = 1504
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1505
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1505
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1193
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1405
[MultiChannelMemorySystem] currentClockCycle = 1505
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1506
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1506
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1194
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1406
[MultiChannelMemorySystem] currentClockCycle = 1506
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1506
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1507
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1507
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1195
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1407
[MultiChannelMemorySystem] currentClockCycle = 1507
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1508
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1508
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1196
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1408
[MultiChannelMemorySystem] currentClockCycle = 1508
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1509
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1509
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1197
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1409
[MultiChannelMemorySystem] currentClockCycle = 1509
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1510
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1510
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1198
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1410
[MultiChannelMemorySystem] currentClockCycle = 1510
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1511
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1511
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1199
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1411
[MultiChannelMemorySystem] currentClockCycle = 1511
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1512
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1512
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x119a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1412
[MultiChannelMemorySystem] currentClockCycle = 1512
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1513
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1513
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x119b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1413
[MultiChannelMemorySystem] currentClockCycle = 1513
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1514
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1514
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x119c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1414
[MultiChannelMemorySystem] currentClockCycle = 1514
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1515
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1515
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x119d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1415
[MultiChannelMemorySystem] currentClockCycle = 1515
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1517
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1517
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x119e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1416
[MultiChannelMemorySystem] currentClockCycle = 1517
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1518
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1518
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x119f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1417
[MultiChannelMemorySystem] currentClockCycle = 1518
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1519
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1519
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1418
[MultiChannelMemorySystem] currentClockCycle = 1519
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1520
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1520
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1419
[MultiChannelMemorySystem] currentClockCycle = 1520
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1521
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1521
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1420
[MultiChannelMemorySystem] currentClockCycle = 1521
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1522
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1522
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1421
[MultiChannelMemorySystem] currentClockCycle = 1522
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1523
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1523
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1422
[MultiChannelMemorySystem] currentClockCycle = 1523
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1524
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1524
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1423
[MultiChannelMemorySystem] currentClockCycle = 1524
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1525
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1525
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1424
[MultiChannelMemorySystem] currentClockCycle = 1525
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1526
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1526
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1425
[MultiChannelMemorySystem] currentClockCycle = 1526
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1527
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1527
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1426
[MultiChannelMemorySystem] currentClockCycle = 1527
[Callback] read complete: channel = 0, address = 0x42, cycle = 1527
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1528
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1528
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1427
[MultiChannelMemorySystem] currentClockCycle = 1528
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1528
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1529
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1529
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11aa
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1428
[MultiChannelMemorySystem] currentClockCycle = 1529
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1530
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1530
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ab
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1429
[MultiChannelMemorySystem] currentClockCycle = 1530
[Callback] read complete: channel = 0, address = 0x42, cycle = 1531
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1531
WARNING: address 0x800000046 is not aligned to the request size of 64
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1532
WARNING: address 0x800000046 is not aligned to the request size of 64
starting getting tags 
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
channel 2: isWr: writing to addr = 34359738438
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ac
current clock cycle = 1532
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1430
[MultiChannelMemorySystem] currentClockCycle = 1532
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1532
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1533
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1533
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ad
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1431
[MultiChannelMemorySystem] currentClockCycle = 1533
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1534
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1534
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ae
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1432
[MultiChannelMemorySystem] currentClockCycle = 1534
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1535
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1535
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11af
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1433
[MultiChannelMemorySystem] currentClockCycle = 1535
[Callback] read complete: channel = 0, address = 0x42, cycle = 1535
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1535
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1536
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1536
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1434
[MultiChannelMemorySystem] currentClockCycle = 1536
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1536
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1537
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1537
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1435
[MultiChannelMemorySystem] currentClockCycle = 1537
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1538
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1538
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1436
[MultiChannelMemorySystem] currentClockCycle = 1538
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1539
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1539
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1437
[MultiChannelMemorySystem] currentClockCycle = 1539
[Callback] read complete: channel = 0, address = 0x42, cycle = 1539
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1539
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1540
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1540
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1438
[MultiChannelMemorySystem] currentClockCycle = 1540
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1540
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1541
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1541
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1439
[MultiChannelMemorySystem] currentClockCycle = 1541
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1542
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1542
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1440
[MultiChannelMemorySystem] currentClockCycle = 1542
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1543
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1543
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1441
[MultiChannelMemorySystem] currentClockCycle = 1543
[Callback] read complete: channel = 0, address = 0x42, cycle = 1543
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1543
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1544
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1544
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1442
[MultiChannelMemorySystem] currentClockCycle = 1544
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1544
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1545
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1545
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1443
[MultiChannelMemorySystem] currentClockCycle = 1545
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1547
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1547
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ba
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1444
[MultiChannelMemorySystem] currentClockCycle = 1547
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1547
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738438
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1548
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1548
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11bb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1445
[MultiChannelMemorySystem] currentClockCycle = 1548
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1549
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1549
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11bc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1446
[MultiChannelMemorySystem] currentClockCycle = 1549
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1550
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1550
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11bd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1447
[MultiChannelMemorySystem] currentClockCycle = 1550
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1551
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1551
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11be
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1448
[MultiChannelMemorySystem] currentClockCycle = 1551
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1552
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1552
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11bf
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1449
[MultiChannelMemorySystem] currentClockCycle = 1552
channel 2: isWr: writing to addr = 34359738438
current clock cycle = 1553
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1553
WARNING: address 0x800000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1450
[MultiChannelMemorySystem] currentClockCycle = 1553
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1554
WARNING: address 0x800000046 is not aligned to the request size of 64
current clock cycle = 1554
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1451
[MultiChannelMemorySystem] currentClockCycle = 1554
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1555
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1555
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1452
[MultiChannelMemorySystem] currentClockCycle = 1555
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1556
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1556
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1453
[MultiChannelMemorySystem] currentClockCycle = 1556
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1557
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1557
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1454
[MultiChannelMemorySystem] currentClockCycle = 1557
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1558
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1558
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1455
[MultiChannelMemorySystem] currentClockCycle = 1558
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1559
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1559
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1456
[MultiChannelMemorySystem] currentClockCycle = 1559
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1560
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1560
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1457
[MultiChannelMemorySystem] currentClockCycle = 1560
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1562
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1562
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1458
[MultiChannelMemorySystem] currentClockCycle = 1562
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1563
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1563
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1459
[MultiChannelMemorySystem] currentClockCycle = 1563
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1564
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1564
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ca
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1460
[MultiChannelMemorySystem] currentClockCycle = 1564
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1565
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1565
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11cb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1461
[MultiChannelMemorySystem] currentClockCycle = 1565
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1566
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1566
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11cc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1462
[MultiChannelMemorySystem] currentClockCycle = 1566
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1567
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1567
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11cd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1463
[MultiChannelMemorySystem] currentClockCycle = 1567
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1568
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1568
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ce
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1464
[MultiChannelMemorySystem] currentClockCycle = 1568
[Callback] read complete: channel = 0, address = 0x42, cycle = 1568
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1569
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1569
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11cf
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1465
[MultiChannelMemorySystem] currentClockCycle = 1569
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1569
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1570
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1570
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1466
[MultiChannelMemorySystem] currentClockCycle = 1570
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1571
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1571
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1467
[MultiChannelMemorySystem] currentClockCycle = 1571
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1572
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1572
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1468
[MultiChannelMemorySystem] currentClockCycle = 1572
[Callback] read complete: channel = 0, address = 0x42, cycle = 1572
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1572
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1573
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1573
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1469
[MultiChannelMemorySystem] currentClockCycle = 1573
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1573
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1574
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1574
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1470
[MultiChannelMemorySystem] currentClockCycle = 1574
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1575
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1575
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1471
[MultiChannelMemorySystem] currentClockCycle = 1575
[Callback] read complete: channel = 0, address = 0x42, cycle = 1576
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1576
starting getting tags 
WARNING: address 0x800000047 is not aligned to the request size of 64
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1577
WARNING: address 0x800000047 is not aligned to the request size of 64
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
channel 2: isWr: writing to addr = 34359738439
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
current clock cycle = 1577
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1472
[MultiChannelMemorySystem] currentClockCycle = 1577
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1577
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1578
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1578
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1473
[MultiChannelMemorySystem] currentClockCycle = 1578
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1579
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1579
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1474
[MultiChannelMemorySystem] currentClockCycle = 1579
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1580
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1580
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1475
[MultiChannelMemorySystem] currentClockCycle = 1580
[Callback] read complete: channel = 0, address = 0x42, cycle = 1580
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1580
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1581
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1581
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11da
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1476
[MultiChannelMemorySystem] currentClockCycle = 1581
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1581
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1582
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1582
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11db
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1477
[MultiChannelMemorySystem] currentClockCycle = 1582
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1583
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1583
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11dc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1478
[MultiChannelMemorySystem] currentClockCycle = 1583
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1584
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1584
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11dd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1479
[MultiChannelMemorySystem] currentClockCycle = 1584
[Callback] read complete: channel = 0, address = 0x42, cycle = 1584
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1584
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738439
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1585
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1585
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11de
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1480
[MultiChannelMemorySystem] currentClockCycle = 1585
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1585
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1586
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1586
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11df
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1481
[MultiChannelMemorySystem] currentClockCycle = 1586
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1587
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1587
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1482
[MultiChannelMemorySystem] currentClockCycle = 1587
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1588
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1588
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1483
[MultiChannelMemorySystem] currentClockCycle = 1588
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1588
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1589
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1589
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1484
[MultiChannelMemorySystem] currentClockCycle = 1589
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1590
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1590
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1485
[MultiChannelMemorySystem] currentClockCycle = 1590
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1592
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1592
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x3
STEP 1 -> 1486
[MultiChannelMemorySystem] currentClockCycle = 1592
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1593
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1593
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x4
STEP 1 -> 1487
[MultiChannelMemorySystem] currentClockCycle = 1593
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1594
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1594
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x5
STEP 1 -> 1488
[MultiChannelMemorySystem] currentClockCycle = 1594
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1595
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1595
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x6
STEP 1 -> 1489
[MultiChannelMemorySystem] currentClockCycle = 1595
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1596
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1596
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x7
STEP 1 -> 1490
[MultiChannelMemorySystem] currentClockCycle = 1596
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1597
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1597
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x8
STEP 1 -> 1491
[MultiChannelMemorySystem] currentClockCycle = 1597
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1598
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1598
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ea
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x9
STEP 1 -> 1492
[MultiChannelMemorySystem] currentClockCycle = 1598
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1599
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1599
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11eb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xa
STEP 1 -> 1493
[MultiChannelMemorySystem] currentClockCycle = 1599
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1600
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1600
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ec
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xb
STEP 1 -> 1494
[MultiChannelMemorySystem] currentClockCycle = 1600
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1601
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1601
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ed
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xc
STEP 1 -> 1495
[MultiChannelMemorySystem] currentClockCycle = 1601
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1602
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1602
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ee
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xd
STEP 1 -> 1496
[MultiChannelMemorySystem] currentClockCycle = 1602
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1603
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1603
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ef
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xe
STEP 1 -> 1497
[MultiChannelMemorySystem] currentClockCycle = 1603
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1604
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1604
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11f0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0xf
STEP 1 -> 1498
[MultiChannelMemorySystem] currentClockCycle = 1604
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1605
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1605
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11f1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x0
STEP 1 -> 1499
[MultiChannelMemorySystem] currentClockCycle = 1605
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1607
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1607
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11f2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x1
STEP 1 -> 1500
[MultiChannelMemorySystem] currentClockCycle = 1607
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1608
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1608
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11f3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_2_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_2_tagOut <- 0x2
STEP 1 -> 1501
[MultiChannelMemorySystem] currentClockCycle = 1608
channel 2: isWr: writing to addr = 34359738439
current clock cycle = 1609
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1609
WARNING: address 0x800000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1000
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1502
[MultiChannelMemorySystem] currentClockCycle = 1609
[Callback] read complete: channel = 0, address = 0x42, cycle = 1609
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1610
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x800000047 is not aligned to the request size of 64
current clock cycle = 1610
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1001
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1503
[MultiChannelMemorySystem] currentClockCycle = 1610
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1610
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1611
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1611
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1002
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1504
[MultiChannelMemorySystem] currentClockCycle = 1611
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1612
current clock cycle = 1612
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1003
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1505
[MultiChannelMemorySystem] currentClockCycle = 1612
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1613
current clock cycle = 1613
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1004
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1506
[MultiChannelMemorySystem] currentClockCycle = 1613
[Callback] read complete: channel = 0, address = 0x42, cycle = 1613
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1613
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1614
current clock cycle = 1614
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1005
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1507
[MultiChannelMemorySystem] currentClockCycle = 1614
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1614
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1615
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1615
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1006
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1508
[MultiChannelMemorySystem] currentClockCycle = 1615
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1616
current clock cycle = 1616
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1007
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1509
[MultiChannelMemorySystem] currentClockCycle = 1616
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1617
current clock cycle = 1617
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1008
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1510
[MultiChannelMemorySystem] currentClockCycle = 1617
[Callback] read complete: channel = 0, address = 0x42, cycle = 1617
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1617
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1618
channel 3: isWr: writing to addr = 51539607616
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
current clock cycle = 1618
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1009
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1511
[MultiChannelMemorySystem] currentClockCycle = 1618
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1618
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1619
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1619
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x100a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1512
[MultiChannelMemorySystem] currentClockCycle = 1619
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1620
current clock cycle = 1620
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x100b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1513
[MultiChannelMemorySystem] currentClockCycle = 1620
[Callback] read complete: channel = 0, address = 0x42, cycle = 1621
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1621
starting getting tags 
starting getting rdataVec from dataMap 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1622
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
channel 3: isWr: writing to addr = 51539607616
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
current clock cycle = 1622
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x100c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1514
[MultiChannelMemorySystem] currentClockCycle = 1622
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1622
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1623
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1623
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x100d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1515
[MultiChannelMemorySystem] currentClockCycle = 1623
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1624
current clock cycle = 1624
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x100e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1516
[MultiChannelMemorySystem] currentClockCycle = 1624
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1625
current clock cycle = 1625
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x100f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1517
[MultiChannelMemorySystem] currentClockCycle = 1625
[Callback] read complete: channel = 0, address = 0x42, cycle = 1625
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1625
starting getting tags 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1626
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
channel 3: isWr: writing to addr = 51539607616
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
current clock cycle = 1626
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1010
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1518
[MultiChannelMemorySystem] currentClockCycle = 1626
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1626
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1627
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1627
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1011
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1519
[MultiChannelMemorySystem] currentClockCycle = 1627
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1628
current clock cycle = 1628
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1012
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1520
[MultiChannelMemorySystem] currentClockCycle = 1628
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1629
current clock cycle = 1629
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1013
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1521
[MultiChannelMemorySystem] currentClockCycle = 1629
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1629
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1630
current clock cycle = 1630
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1014
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1522
[MultiChannelMemorySystem] currentClockCycle = 1630
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1631
current clock cycle = 1631
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1015
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1523
[MultiChannelMemorySystem] currentClockCycle = 1631
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1632
current clock cycle = 1632
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1016
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1524
[MultiChannelMemorySystem] currentClockCycle = 1632
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1633
current clock cycle = 1633
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1017
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1525
[MultiChannelMemorySystem] currentClockCycle = 1633
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1634
current clock cycle = 1634
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1018
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1526
[MultiChannelMemorySystem] currentClockCycle = 1634
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1635
current clock cycle = 1635
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1019
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1527
[MultiChannelMemorySystem] currentClockCycle = 1635
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1637
current clock cycle = 1637
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x101a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1528
[MultiChannelMemorySystem] currentClockCycle = 1637
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1638
current clock cycle = 1638
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x101b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1529
[MultiChannelMemorySystem] currentClockCycle = 1638
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1639
current clock cycle = 1639
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x101c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1530
[MultiChannelMemorySystem] currentClockCycle = 1639
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1639
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1640
current clock cycle = 1640
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x101d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1531
[MultiChannelMemorySystem] currentClockCycle = 1640
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1641
current clock cycle = 1641
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x101e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1532
[MultiChannelMemorySystem] currentClockCycle = 1641
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1642
current clock cycle = 1642
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x101f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1533
[MultiChannelMemorySystem] currentClockCycle = 1642
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1643
current clock cycle = 1643
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1020
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1534
[MultiChannelMemorySystem] currentClockCycle = 1643
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1643
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1644
current clock cycle = 1644
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1021
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1535
[MultiChannelMemorySystem] currentClockCycle = 1644
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1645
current clock cycle = 1645
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1022
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1536
[MultiChannelMemorySystem] currentClockCycle = 1645
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1646
current clock cycle = 1646
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1023
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1537
[MultiChannelMemorySystem] currentClockCycle = 1646
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1647
current clock cycle = 1647
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1024
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1538
[MultiChannelMemorySystem] currentClockCycle = 1647
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1647
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1648
current clock cycle = 1648
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1025
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1539
[MultiChannelMemorySystem] currentClockCycle = 1648
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1649
current clock cycle = 1649
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1026
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1540
[MultiChannelMemorySystem] currentClockCycle = 1649
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1650
current clock cycle = 1650
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1027
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1541
[MultiChannelMemorySystem] currentClockCycle = 1650
[Callback] read complete: channel = 0, address = 0x42, cycle = 1650
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1651
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1651
starting getting tags 
starting getting rdataVec from dataMap 
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1652
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
channel 3: isWr: writing to addr = 51539607616
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
current clock cycle = 1652
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1028
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1542
[MultiChannelMemorySystem] currentClockCycle = 1652
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1653
current clock cycle = 1653
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1029
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1543
[MultiChannelMemorySystem] currentClockCycle = 1653
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1654
current clock cycle = 1654
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x102a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1544
[MultiChannelMemorySystem] currentClockCycle = 1654
[Callback] read complete: channel = 0, address = 0x42, cycle = 1654
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1654
starting getting tags 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1655
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
channel 3: isWr: writing to addr = 51539607616
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
current clock cycle = 1655
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x102b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1545
[MultiChannelMemorySystem] currentClockCycle = 1655
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1655
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1655
starting getting tags 
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1656
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
channel 3: isWr: writing to addr = 51539607616
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
current clock cycle = 1656
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x102c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1546
[MultiChannelMemorySystem] currentClockCycle = 1656
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1657
current clock cycle = 1657
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x102d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1547
[MultiChannelMemorySystem] currentClockCycle = 1657
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1658
current clock cycle = 1658
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x102e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1548
[MultiChannelMemorySystem] currentClockCycle = 1658
[Callback] read complete: channel = 0, address = 0x42, cycle = 1658
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1658
starting getting tags 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1659
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
channel 3: isWr: writing to addr = 51539607616
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
current clock cycle = 1659
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x102f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1549
[MultiChannelMemorySystem] currentClockCycle = 1659
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1659
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1660
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1660
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1030
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1550
[MultiChannelMemorySystem] currentClockCycle = 1660
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1661
current clock cycle = 1661
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1031
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1551
[MultiChannelMemorySystem] currentClockCycle = 1661
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1662
current clock cycle = 1662
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1032
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1552
[MultiChannelMemorySystem] currentClockCycle = 1662
[Callback] read complete: channel = 0, address = 0x42, cycle = 1662
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1662
starting getting tags 
starting getting rdataVec from dataMap 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1663
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
channel 3: isWr: writing to addr = 51539607616
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
current clock cycle = 1663
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1033
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1553
[MultiChannelMemorySystem] currentClockCycle = 1663
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1663
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1664
current clock cycle = 1664
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1034
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1554
[MultiChannelMemorySystem] currentClockCycle = 1664
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1665
current clock cycle = 1665
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1035
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1555
[MultiChannelMemorySystem] currentClockCycle = 1665
[Callback] read complete: channel = 0, address = 0x42, cycle = 1666
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1666
starting getting tags 
WARNING: address 0x42 is not aligned to the request size of 64
current clock cycle = 1667
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
channel 3: isWr: writing to addr = 51539607616
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
current clock cycle = 1667
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1036
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1556
[MultiChannelMemorySystem] currentClockCycle = 1667
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1667
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1668
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1668
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1037
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1557
[MultiChannelMemorySystem] currentClockCycle = 1668
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1669
current clock cycle = 1669
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1038
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1558
[MultiChannelMemorySystem] currentClockCycle = 1669
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1670
current clock cycle = 1670
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1039
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1559
[MultiChannelMemorySystem] currentClockCycle = 1670
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1670
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1671
current clock cycle = 1671
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x103a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1560
[MultiChannelMemorySystem] currentClockCycle = 1671
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1672
current clock cycle = 1672
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x103b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1561
[MultiChannelMemorySystem] currentClockCycle = 1672
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1673
current clock cycle = 1673
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x103c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1562
[MultiChannelMemorySystem] currentClockCycle = 1673
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1674
current clock cycle = 1674
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x103d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1563
[MultiChannelMemorySystem] currentClockCycle = 1674
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1675
current clock cycle = 1675
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x103e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1564
[MultiChannelMemorySystem] currentClockCycle = 1675
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1676
current clock cycle = 1676
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x103f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1565
[MultiChannelMemorySystem] currentClockCycle = 1676
channel 3: isWr: writing to addr = 51539607616
current clock cycle = 1677
current clock cycle = 1677
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1040
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1566
[MultiChannelMemorySystem] currentClockCycle = 1677
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1678
current clock cycle = 1678
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1041
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1567
[MultiChannelMemorySystem] currentClockCycle = 1678
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1679
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1679
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1042
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1568
[MultiChannelMemorySystem] currentClockCycle = 1679
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1680
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1680
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1043
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1569
[MultiChannelMemorySystem] currentClockCycle = 1680
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1680
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1682
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1682
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1044
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1570
[MultiChannelMemorySystem] currentClockCycle = 1682
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1683
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1683
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1045
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1571
[MultiChannelMemorySystem] currentClockCycle = 1683
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1684
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1684
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1046
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1572
[MultiChannelMemorySystem] currentClockCycle = 1684
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1684
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1685
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1685
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1047
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1573
[MultiChannelMemorySystem] currentClockCycle = 1685
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1686
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1686
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1048
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1574
[MultiChannelMemorySystem] currentClockCycle = 1686
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1687
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1687
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1049
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1575
[MultiChannelMemorySystem] currentClockCycle = 1687
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1688
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1688
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x104a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1576
[MultiChannelMemorySystem] currentClockCycle = 1688
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1688
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1689
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1689
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x104b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1577
[MultiChannelMemorySystem] currentClockCycle = 1689
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1690
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1690
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x104c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1578
[MultiChannelMemorySystem] currentClockCycle = 1690
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1691
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1691
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x104d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1579
[MultiChannelMemorySystem] currentClockCycle = 1691
[Callback] read complete: channel = 0, address = 0x42, cycle = 1691
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1692
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1692
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x104e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1580
[MultiChannelMemorySystem] currentClockCycle = 1692
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1692
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1692
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1693
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1693
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x104f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1581
[MultiChannelMemorySystem] currentClockCycle = 1693
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1694
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1694
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1050
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1582
[MultiChannelMemorySystem] currentClockCycle = 1694
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1695
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1695
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1051
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1583
[MultiChannelMemorySystem] currentClockCycle = 1695
[Callback] read complete: channel = 0, address = 0x42, cycle = 1695
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1695
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1696
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
WARNING: address 0x400000041 is not aligned to the request size of 64
current clock cycle = 1697
WARNING: address 0xc00000041 is not aligned to the request size of 64
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1696
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
starting getting tags 
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
starting getting rdataVec from dataMap 
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1052
channel 3: isWr: writing to addr = 51539607617
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
current clock cycle = 1697
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1584
[MultiChannelMemorySystem] currentClockCycle = 1697
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1698
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1698
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1053
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1585
[MultiChannelMemorySystem] currentClockCycle = 1698
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1699
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1699
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1054
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1586
[MultiChannelMemorySystem] currentClockCycle = 1699
[Callback] read complete: channel = 0, address = 0x42, cycle = 1699
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1699
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1700
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1700
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1055
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1587
[MultiChannelMemorySystem] currentClockCycle = 1700
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1700
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1701
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1701
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1056
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1588
[MultiChannelMemorySystem] currentClockCycle = 1701
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1702
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1702
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1057
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1589
[MultiChannelMemorySystem] currentClockCycle = 1702
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1703
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1703
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1058
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1590
[MultiChannelMemorySystem] currentClockCycle = 1703
[Callback] read complete: channel = 0, address = 0x42, cycle = 1703
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1703
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1704
WARNING: address 0x42 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1704
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1059
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1591
[MultiChannelMemorySystem] currentClockCycle = 1704
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1704
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1705
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1705
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x105a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1592
[MultiChannelMemorySystem] currentClockCycle = 1705
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1706
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1706
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x105b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1593
[MultiChannelMemorySystem] currentClockCycle = 1706
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1707
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1707
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x105c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1594
[MultiChannelMemorySystem] currentClockCycle = 1707
[Callback] read complete: channel = 0, address = 0x43, cycle = 1707
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1707
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1708
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1708
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x105d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1595
[MultiChannelMemorySystem] currentClockCycle = 1708
[Callback] read complete: channel = 1, address = 0x400000041, cycle = 1708
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1709
WARNING: address 0x400000041 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1709
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x105e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1596
[MultiChannelMemorySystem] currentClockCycle = 1709
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1710
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1710
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x105f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1597
[MultiChannelMemorySystem] currentClockCycle = 1710
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1711
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1712
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1712
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1060
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1598
[MultiChannelMemorySystem] currentClockCycle = 1712
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1713
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1713
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1061
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1599
[MultiChannelMemorySystem] currentClockCycle = 1713
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1714
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1714
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1062
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1600
[MultiChannelMemorySystem] currentClockCycle = 1714
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1715
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1715
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1063
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1601
[MultiChannelMemorySystem] currentClockCycle = 1715
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1716
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1716
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1064
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1602
[MultiChannelMemorySystem] currentClockCycle = 1716
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1717
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1717
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1065
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1603
[MultiChannelMemorySystem] currentClockCycle = 1717
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1718
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1718
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1066
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1604
[MultiChannelMemorySystem] currentClockCycle = 1718
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1719
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1719
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1067
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1605
[MultiChannelMemorySystem] currentClockCycle = 1719
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1720
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1720
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1068
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1606
[MultiChannelMemorySystem] currentClockCycle = 1720
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1721
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1721
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1069
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1607
[MultiChannelMemorySystem] currentClockCycle = 1721
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1721
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1722
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1722
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x106a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1608
[MultiChannelMemorySystem] currentClockCycle = 1722
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1723
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1723
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x106b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1609
[MultiChannelMemorySystem] currentClockCycle = 1723
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1724
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1724
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x106c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1610
[MultiChannelMemorySystem] currentClockCycle = 1724
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1725
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1725
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x106d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1611
[MultiChannelMemorySystem] currentClockCycle = 1725
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1725
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1727
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1727
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x106e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1612
[MultiChannelMemorySystem] currentClockCycle = 1727
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1728
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1728
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x106f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1613
[MultiChannelMemorySystem] currentClockCycle = 1728
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1729
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1729
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1070
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1614
[MultiChannelMemorySystem] currentClockCycle = 1729
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1729
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1730
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1730
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1071
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1615
[MultiChannelMemorySystem] currentClockCycle = 1730
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1731
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1731
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1072
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1616
[MultiChannelMemorySystem] currentClockCycle = 1731
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1732
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1732
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1073
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1617
[MultiChannelMemorySystem] currentClockCycle = 1732
[Callback] read complete: channel = 0, address = 0x43, cycle = 1732
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1733
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1733
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1074
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1618
[MultiChannelMemorySystem] currentClockCycle = 1733
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1733
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1733
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1734
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1734
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1075
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1619
[MultiChannelMemorySystem] currentClockCycle = 1734
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1735
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1735
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1076
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1620
[MultiChannelMemorySystem] currentClockCycle = 1735
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1736
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1736
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1077
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1621
[MultiChannelMemorySystem] currentClockCycle = 1736
[Callback] read complete: channel = 0, address = 0x43, cycle = 1736
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1736
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1737
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1737
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1078
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1622
[MultiChannelMemorySystem] currentClockCycle = 1737
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1737
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1737
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1738
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1738
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1079
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1623
[MultiChannelMemorySystem] currentClockCycle = 1738
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1739
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1739
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x107a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1624
[MultiChannelMemorySystem] currentClockCycle = 1739
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1740
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1740
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x107b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1625
[MultiChannelMemorySystem] currentClockCycle = 1740
[Callback] read complete: channel = 0, address = 0x43, cycle = 1740
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000040, cycle = 1740
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1741
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1742
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 1742
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x107c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1626
[MultiChannelMemorySystem] currentClockCycle = 1742
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1743
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1743
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x107d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1627
[MultiChannelMemorySystem] currentClockCycle = 1743
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1744
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1744
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x107e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1628
[MultiChannelMemorySystem] currentClockCycle = 1744
[Callback] read complete: channel = 0, address = 0x43, cycle = 1744
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1744
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1745
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1745
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x107f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1629
[MultiChannelMemorySystem] currentClockCycle = 1745
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1745
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607617
current clock cycle = 1746
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1746
WARNING: address 0xc00000041 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1080
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x41
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1630
[MultiChannelMemorySystem] currentClockCycle = 1746
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1747
WARNING: address 0xc00000041 is not aligned to the request size of 64
current clock cycle = 1747
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1081
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1631
[MultiChannelMemorySystem] currentClockCycle = 1747
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1748
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1748
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1082
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1632
[MultiChannelMemorySystem] currentClockCycle = 1748
[Callback] read complete: channel = 0, address = 0x43, cycle = 1748
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1748
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1749
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1749
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1083
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1633
[MultiChannelMemorySystem] currentClockCycle = 1749
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1749
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1750
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1750
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1084
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1634
[MultiChannelMemorySystem] currentClockCycle = 1750
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1751
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1751
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1085
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1635
[MultiChannelMemorySystem] currentClockCycle = 1751
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1752
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1752
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1086
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1636
[MultiChannelMemorySystem] currentClockCycle = 1752
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1752
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1753
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1753
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1087
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1637
[MultiChannelMemorySystem] currentClockCycle = 1753
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1754
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1754
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1088
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1638
[MultiChannelMemorySystem] currentClockCycle = 1754
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1755
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1755
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1089
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1639
[MultiChannelMemorySystem] currentClockCycle = 1755
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1757
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1757
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x108a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1640
[MultiChannelMemorySystem] currentClockCycle = 1757
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1758
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1758
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x108b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1641
[MultiChannelMemorySystem] currentClockCycle = 1758
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1759
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1759
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x108c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1642
[MultiChannelMemorySystem] currentClockCycle = 1759
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1760
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1760
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x108d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1643
[MultiChannelMemorySystem] currentClockCycle = 1760
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1761
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1761
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x108e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1644
[MultiChannelMemorySystem] currentClockCycle = 1761
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1762
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1762
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x108f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1645
[MultiChannelMemorySystem] currentClockCycle = 1762
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1762
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1763
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1763
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1090
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1646
[MultiChannelMemorySystem] currentClockCycle = 1763
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1764
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1764
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1091
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1647
[MultiChannelMemorySystem] currentClockCycle = 1764
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1765
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1765
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1092
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1648
[MultiChannelMemorySystem] currentClockCycle = 1765
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1766
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1766
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1093
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1649
[MultiChannelMemorySystem] currentClockCycle = 1766
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1766
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1767
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1767
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1094
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1650
[MultiChannelMemorySystem] currentClockCycle = 1767
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1768
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1768
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1095
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1651
[MultiChannelMemorySystem] currentClockCycle = 1768
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1769
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1769
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1096
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1652
[MultiChannelMemorySystem] currentClockCycle = 1769
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1770
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1770
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1097
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1653
[MultiChannelMemorySystem] currentClockCycle = 1770
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1770
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1772
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1772
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1098
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1654
[MultiChannelMemorySystem] currentClockCycle = 1772
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1773
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1773
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1099
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1655
[MultiChannelMemorySystem] currentClockCycle = 1773
[Callback] read complete: channel = 0, address = 0x43, cycle = 1773
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1774
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1774
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x109a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1656
[MultiChannelMemorySystem] currentClockCycle = 1774
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1774
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1774
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1775
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1775
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x109b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1657
[MultiChannelMemorySystem] currentClockCycle = 1775
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1776
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1776
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x109c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1658
[MultiChannelMemorySystem] currentClockCycle = 1776
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1777
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1777
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x109d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1659
[MultiChannelMemorySystem] currentClockCycle = 1777
[Callback] read complete: channel = 0, address = 0x43, cycle = 1777
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1777
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1778
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1778
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x109e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1660
[MultiChannelMemorySystem] currentClockCycle = 1778
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1778
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1778
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1779
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1779
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x109f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1661
[MultiChannelMemorySystem] currentClockCycle = 1779
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1780
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1780
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1662
[MultiChannelMemorySystem] currentClockCycle = 1780
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1781
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1781
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1663
[MultiChannelMemorySystem] currentClockCycle = 1781
[Callback] read complete: channel = 0, address = 0x43, cycle = 1781
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1781
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1782
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1782
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1664
[MultiChannelMemorySystem] currentClockCycle = 1782
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1782
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1783
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1783
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1665
[MultiChannelMemorySystem] currentClockCycle = 1783
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1784
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1784
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1666
[MultiChannelMemorySystem] currentClockCycle = 1784
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1785
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1785
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1667
[MultiChannelMemorySystem] currentClockCycle = 1785
[Callback] read complete: channel = 0, address = 0x43, cycle = 1785
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1785
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1786
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1787
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 1787
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1668
[MultiChannelMemorySystem] currentClockCycle = 1787
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1788
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1788
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1669
[MultiChannelMemorySystem] currentClockCycle = 1788
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1789
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1789
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1670
[MultiChannelMemorySystem] currentClockCycle = 1789
[Callback] read complete: channel = 0, address = 0x43, cycle = 1789
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1789
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1790
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1790
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1671
[MultiChannelMemorySystem] currentClockCycle = 1790
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1790
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1791
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1791
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10aa
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1672
[MultiChannelMemorySystem] currentClockCycle = 1791
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1792
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1792
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ab
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1673
[MultiChannelMemorySystem] currentClockCycle = 1792
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1793
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1793
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ac
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1674
[MultiChannelMemorySystem] currentClockCycle = 1793
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1793
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1794
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1794
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ad
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1675
[MultiChannelMemorySystem] currentClockCycle = 1794
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1795
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1795
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ae
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1676
[MultiChannelMemorySystem] currentClockCycle = 1795
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1796
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1796
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10af
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1677
[MultiChannelMemorySystem] currentClockCycle = 1796
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1797
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1797
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1678
[MultiChannelMemorySystem] currentClockCycle = 1797
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1798
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1798
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1679
[MultiChannelMemorySystem] currentClockCycle = 1798
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1799
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1799
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1680
[MultiChannelMemorySystem] currentClockCycle = 1799
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1800
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1800
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1681
[MultiChannelMemorySystem] currentClockCycle = 1800
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1802
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1802
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1682
[MultiChannelMemorySystem] currentClockCycle = 1802
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1803
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1803
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1683
[MultiChannelMemorySystem] currentClockCycle = 1803
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1803
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1804
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1804
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1684
[MultiChannelMemorySystem] currentClockCycle = 1804
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1805
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1805
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1685
[MultiChannelMemorySystem] currentClockCycle = 1805
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1806
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1806
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1686
[MultiChannelMemorySystem] currentClockCycle = 1806
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1807
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1807
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1687
[MultiChannelMemorySystem] currentClockCycle = 1807
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1807
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1808
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1808
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ba
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1688
[MultiChannelMemorySystem] currentClockCycle = 1808
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1809
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1809
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10bb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1689
[MultiChannelMemorySystem] currentClockCycle = 1809
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1810
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1810
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10bc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1690
[MultiChannelMemorySystem] currentClockCycle = 1810
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1811
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1811
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10bd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1691
[MultiChannelMemorySystem] currentClockCycle = 1811
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1811
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1812
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1812
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10be
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1692
[MultiChannelMemorySystem] currentClockCycle = 1812
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1813
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1813
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10bf
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1693
[MultiChannelMemorySystem] currentClockCycle = 1813
channel 3: isWr: writing to addr = 51539607618
current clock cycle = 1814
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1814
WARNING: address 0xc00000042 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1694
[MultiChannelMemorySystem] currentClockCycle = 1814
[Callback] read complete: channel = 0, address = 0x43, cycle = 1814
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1815
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0xc00000042 is not aligned to the request size of 64
current clock cycle = 1815
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1695
[MultiChannelMemorySystem] currentClockCycle = 1815
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1815
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1815
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1817
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1817
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1696
[MultiChannelMemorySystem] currentClockCycle = 1817
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1818
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1818
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1697
[MultiChannelMemorySystem] currentClockCycle = 1818
[Callback] read complete: channel = 0, address = 0x43, cycle = 1818
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1818
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1819
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1819
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1698
[MultiChannelMemorySystem] currentClockCycle = 1819
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1819
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1819
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1820
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1820
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1699
[MultiChannelMemorySystem] currentClockCycle = 1820
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1821
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1821
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1700
[MultiChannelMemorySystem] currentClockCycle = 1821
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1822
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1822
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1701
[MultiChannelMemorySystem] currentClockCycle = 1822
[Callback] read complete: channel = 0, address = 0x43, cycle = 1822
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1822
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1823
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1823
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1702
[MultiChannelMemorySystem] currentClockCycle = 1823
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1823
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1824
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1824
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1703
[MultiChannelMemorySystem] currentClockCycle = 1824
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1825
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1825
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ca
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1704
[MultiChannelMemorySystem] currentClockCycle = 1825
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1826
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1826
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10cb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1705
[MultiChannelMemorySystem] currentClockCycle = 1826
[Callback] read complete: channel = 0, address = 0x43, cycle = 1826
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1826
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1827
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1827
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10cc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1706
[MultiChannelMemorySystem] currentClockCycle = 1827
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1827
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1828
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1828
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10cd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1707
[MultiChannelMemorySystem] currentClockCycle = 1828
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1829
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1829
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ce
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1708
[MultiChannelMemorySystem] currentClockCycle = 1829
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1830
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1830
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10cf
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1709
[MultiChannelMemorySystem] currentClockCycle = 1830
[Callback] read complete: channel = 0, address = 0x43, cycle = 1830
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1830
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1831
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1832
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
WARNING: address 0x400000042 is not aligned to the request size of 64
current clock cycle = 1832
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1710
[MultiChannelMemorySystem] currentClockCycle = 1832
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1833
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1833
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1711
[MultiChannelMemorySystem] currentClockCycle = 1833
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1834
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1834
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1712
[MultiChannelMemorySystem] currentClockCycle = 1834
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1834
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1835
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1835
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1713
[MultiChannelMemorySystem] currentClockCycle = 1835
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1836
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1836
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1714
[MultiChannelMemorySystem] currentClockCycle = 1836
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1837
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1837
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1715
[MultiChannelMemorySystem] currentClockCycle = 1837
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1838
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1838
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1716
[MultiChannelMemorySystem] currentClockCycle = 1838
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1839
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1839
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1717
[MultiChannelMemorySystem] currentClockCycle = 1839
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1840
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1840
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1718
[MultiChannelMemorySystem] currentClockCycle = 1840
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1841
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1841
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1719
[MultiChannelMemorySystem] currentClockCycle = 1841
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1842
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1842
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10da
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1720
[MultiChannelMemorySystem] currentClockCycle = 1842
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1843
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1843
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10db
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1721
[MultiChannelMemorySystem] currentClockCycle = 1843
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1844
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1844
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10dc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1722
[MultiChannelMemorySystem] currentClockCycle = 1844
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1844
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1845
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1845
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10dd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1723
[MultiChannelMemorySystem] currentClockCycle = 1845
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1847
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1847
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10de
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1724
[MultiChannelMemorySystem] currentClockCycle = 1847
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1848
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1848
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10df
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1725
[MultiChannelMemorySystem] currentClockCycle = 1848
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1848
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1849
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1849
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1726
[MultiChannelMemorySystem] currentClockCycle = 1849
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1850
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1850
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1727
[MultiChannelMemorySystem] currentClockCycle = 1850
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1851
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1851
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1728
[MultiChannelMemorySystem] currentClockCycle = 1851
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1852
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1852
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1729
[MultiChannelMemorySystem] currentClockCycle = 1852
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1852
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1853
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
channel 3: isWr: writing to addr = 51539607619
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
current clock cycle = 1853
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1730
[MultiChannelMemorySystem] currentClockCycle = 1853
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1854
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1854
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1731
[MultiChannelMemorySystem] currentClockCycle = 1854
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1855
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1855
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1732
[MultiChannelMemorySystem] currentClockCycle = 1855
[Callback] read complete: channel = 0, address = 0x43, cycle = 1855
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1856
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1856
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1733
[MultiChannelMemorySystem] currentClockCycle = 1856
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1856
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1856
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1857
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1857
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1734
[MultiChannelMemorySystem] currentClockCycle = 1857
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1858
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1858
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1735
[MultiChannelMemorySystem] currentClockCycle = 1858
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1859
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1859
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ea
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1736
[MultiChannelMemorySystem] currentClockCycle = 1859
[Callback] read complete: channel = 0, address = 0x43, cycle = 1859
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1859
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1860
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1860
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10eb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1737
[MultiChannelMemorySystem] currentClockCycle = 1860
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1860
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1860
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1862
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1862
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ec
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1738
[MultiChannelMemorySystem] currentClockCycle = 1862
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1863
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1863
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ed
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1739
[MultiChannelMemorySystem] currentClockCycle = 1863
[Callback] read complete: channel = 0, address = 0x43, cycle = 1863
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1863
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1864
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1864
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ee
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1740
[MultiChannelMemorySystem] currentClockCycle = 1864
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1864
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1865
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1865
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ef
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1741
[MultiChannelMemorySystem] currentClockCycle = 1865
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1866
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1866
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1742
[MultiChannelMemorySystem] currentClockCycle = 1866
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1867
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1867
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1743
[MultiChannelMemorySystem] currentClockCycle = 1867
[Callback] read complete: channel = 0, address = 0x43, cycle = 1867
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1867
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1868
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1868
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1744
[MultiChannelMemorySystem] currentClockCycle = 1868
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1868
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1869
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1869
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1745
[MultiChannelMemorySystem] currentClockCycle = 1869
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1870
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1870
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1746
[MultiChannelMemorySystem] currentClockCycle = 1870
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1871
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1871
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1747
[MultiChannelMemorySystem] currentClockCycle = 1871
[Callback] read complete: channel = 0, address = 0x43, cycle = 1871
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1871
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1872
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1872
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1748
[MultiChannelMemorySystem] currentClockCycle = 1872
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1872
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1873
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1873
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1749
[MultiChannelMemorySystem] currentClockCycle = 1873
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1874
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1874
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1750
[MultiChannelMemorySystem] currentClockCycle = 1874
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1875
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1875
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1751
[MultiChannelMemorySystem] currentClockCycle = 1875
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1875
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1877
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1877
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10fa
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1752
[MultiChannelMemorySystem] currentClockCycle = 1877
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1878
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1878
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10fb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1753
[MultiChannelMemorySystem] currentClockCycle = 1878
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1879
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1879
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10fc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1754
[MultiChannelMemorySystem] currentClockCycle = 1879
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1880
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1880
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10fd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1755
[MultiChannelMemorySystem] currentClockCycle = 1880
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1881
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1881
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10fe
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1756
[MultiChannelMemorySystem] currentClockCycle = 1881
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1882
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1882
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ff
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1757
[MultiChannelMemorySystem] currentClockCycle = 1882
channel 3: isWr: writing to addr = 51539607619
current clock cycle = 1883
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1883
WARNING: address 0xc00000043 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1100
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x43
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1758
[MultiChannelMemorySystem] currentClockCycle = 1883
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1884
WARNING: address 0xc00000043 is not aligned to the request size of 64
current clock cycle = 1884
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1101
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1759
[MultiChannelMemorySystem] currentClockCycle = 1884
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1885
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1885
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1102
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1760
[MultiChannelMemorySystem] currentClockCycle = 1885
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1885
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1886
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1886
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1103
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1761
[MultiChannelMemorySystem] currentClockCycle = 1886
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1887
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1887
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1104
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1762
[MultiChannelMemorySystem] currentClockCycle = 1887
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1888
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1888
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1105
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1763
[MultiChannelMemorySystem] currentClockCycle = 1888
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1889
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1889
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1106
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1764
[MultiChannelMemorySystem] currentClockCycle = 1889
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1889
starting getting tags 
starting getting rdataVec from dataMap 
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1890
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1107
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1890
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1765
[MultiChannelMemorySystem] currentClockCycle = 1890
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1892
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1892
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1108
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1766
[MultiChannelMemorySystem] currentClockCycle = 1892
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1893
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1893
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1109
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1767
[MultiChannelMemorySystem] currentClockCycle = 1893
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1893
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1894
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
current clock cycle = 1894
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x110a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1768
[MultiChannelMemorySystem] currentClockCycle = 1894
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1895
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1895
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x110b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1769
[MultiChannelMemorySystem] currentClockCycle = 1895
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1896
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1896
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x110c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1770
[MultiChannelMemorySystem] currentClockCycle = 1896
[Callback] read complete: channel = 0, address = 0x43, cycle = 1896
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1897
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1897
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x110d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1771
[MultiChannelMemorySystem] currentClockCycle = 1897
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1897
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1897
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1898
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1898
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x110e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1772
[MultiChannelMemorySystem] currentClockCycle = 1898
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1899
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1899
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x110f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1773
[MultiChannelMemorySystem] currentClockCycle = 1899
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1900
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1900
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1110
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1774
[MultiChannelMemorySystem] currentClockCycle = 1900
[Callback] read complete: channel = 0, address = 0x43, cycle = 1900
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1900
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1901
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1901
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1111
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1775
[MultiChannelMemorySystem] currentClockCycle = 1901
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1901
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1901
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1902
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1902
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1112
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1776
[MultiChannelMemorySystem] currentClockCycle = 1902
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1903
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1903
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1113
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1777
[MultiChannelMemorySystem] currentClockCycle = 1903
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1904
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1904
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1114
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1778
[MultiChannelMemorySystem] currentClockCycle = 1904
[Callback] read complete: channel = 0, address = 0x43, cycle = 1904
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1904
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1905
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1905
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1115
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1779
[MultiChannelMemorySystem] currentClockCycle = 1905
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1905
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1907
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1907
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1116
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1780
[MultiChannelMemorySystem] currentClockCycle = 1907
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1908
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1908
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1117
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1781
[MultiChannelMemorySystem] currentClockCycle = 1908
[Callback] read complete: channel = 0, address = 0x43, cycle = 1908
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1908
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1909
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1909
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1118
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1782
[MultiChannelMemorySystem] currentClockCycle = 1909
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1909
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1910
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1910
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1119
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1783
[MultiChannelMemorySystem] currentClockCycle = 1910
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1911
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1911
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x111a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1784
[MultiChannelMemorySystem] currentClockCycle = 1911
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1912
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1912
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x111b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1785
[MultiChannelMemorySystem] currentClockCycle = 1912
[Callback] read complete: channel = 0, address = 0x43, cycle = 1912
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1912
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1913
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1913
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x111c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1786
[MultiChannelMemorySystem] currentClockCycle = 1913
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1913
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1914
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1914
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x111d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1787
[MultiChannelMemorySystem] currentClockCycle = 1914
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1915
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1915
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x111e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1788
[MultiChannelMemorySystem] currentClockCycle = 1915
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1916
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1916
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x111f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1789
[MultiChannelMemorySystem] currentClockCycle = 1916
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1916
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1917
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1917
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1120
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1790
[MultiChannelMemorySystem] currentClockCycle = 1917
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1918
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1918
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1121
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1791
[MultiChannelMemorySystem] currentClockCycle = 1918
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1919
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1919
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1122
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1792
[MultiChannelMemorySystem] currentClockCycle = 1919
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1920
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1920
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1123
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1793
[MultiChannelMemorySystem] currentClockCycle = 1920
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1922
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1922
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1124
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1794
[MultiChannelMemorySystem] currentClockCycle = 1922
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1923
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1923
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1125
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1795
[MultiChannelMemorySystem] currentClockCycle = 1923
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1924
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1924
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1126
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1796
[MultiChannelMemorySystem] currentClockCycle = 1924
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1925
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1925
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1127
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1797
[MultiChannelMemorySystem] currentClockCycle = 1925
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1926
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1926
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1128
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1798
[MultiChannelMemorySystem] currentClockCycle = 1926
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1926
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1927
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1927
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1129
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1799
[MultiChannelMemorySystem] currentClockCycle = 1927
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1928
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1928
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x112a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1800
[MultiChannelMemorySystem] currentClockCycle = 1928
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1929
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1929
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x112b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1801
[MultiChannelMemorySystem] currentClockCycle = 1929
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1930
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1930
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x112c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1802
[MultiChannelMemorySystem] currentClockCycle = 1930
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1930
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1931
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1931
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x112d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1803
[MultiChannelMemorySystem] currentClockCycle = 1931
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1932
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1932
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x112e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1804
[MultiChannelMemorySystem] currentClockCycle = 1932
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1933
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1933
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x112f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1805
[MultiChannelMemorySystem] currentClockCycle = 1933
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1934
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1934
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1130
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1806
[MultiChannelMemorySystem] currentClockCycle = 1934
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1934
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1935
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1935
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1131
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1807
[MultiChannelMemorySystem] currentClockCycle = 1935
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1937
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1937
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1132
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1808
[MultiChannelMemorySystem] currentClockCycle = 1937
[Callback] read complete: channel = 0, address = 0x43, cycle = 1937
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1938
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1938
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1133
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1809
[MultiChannelMemorySystem] currentClockCycle = 1938
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1938
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1938
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1939
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1939
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1134
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1810
[MultiChannelMemorySystem] currentClockCycle = 1939
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1940
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1940
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1135
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1811
[MultiChannelMemorySystem] currentClockCycle = 1940
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1941
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1941
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1136
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1812
[MultiChannelMemorySystem] currentClockCycle = 1941
[Callback] read complete: channel = 0, address = 0x43, cycle = 1941
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1941
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1942
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1942
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1137
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1813
[MultiChannelMemorySystem] currentClockCycle = 1942
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1942
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1942
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1943
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1943
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1138
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1814
[MultiChannelMemorySystem] currentClockCycle = 1943
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1944
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1944
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1139
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1815
[MultiChannelMemorySystem] currentClockCycle = 1944
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1945
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1945
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x113a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1816
[MultiChannelMemorySystem] currentClockCycle = 1945
[Callback] read complete: channel = 0, address = 0x43, cycle = 1945
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1945
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1946
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1946
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x113b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1817
[MultiChannelMemorySystem] currentClockCycle = 1946
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1946
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1947
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1947
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x113c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1818
[MultiChannelMemorySystem] currentClockCycle = 1947
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1948
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1948
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x113d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1819
[MultiChannelMemorySystem] currentClockCycle = 1948
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1949
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1949
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x113e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1820
[MultiChannelMemorySystem] currentClockCycle = 1949
[Callback] read complete: channel = 0, address = 0x43, cycle = 1949
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1949
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1950
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1950
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x113f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1821
[MultiChannelMemorySystem] currentClockCycle = 1950
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1950
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607620
current clock cycle = 1952
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1952
WARNING: address 0xc00000044 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1140
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x44
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1822
[MultiChannelMemorySystem] currentClockCycle = 1952
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1953
WARNING: address 0xc00000044 is not aligned to the request size of 64
current clock cycle = 1953
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1141
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1823
[MultiChannelMemorySystem] currentClockCycle = 1953
[Callback] read complete: channel = 0, address = 0x43, cycle = 1953
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1953
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1954
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1954
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1142
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1824
[MultiChannelMemorySystem] currentClockCycle = 1954
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1954
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1955
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1955
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1143
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1825
[MultiChannelMemorySystem] currentClockCycle = 1955
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1956
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1956
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1144
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1826
[MultiChannelMemorySystem] currentClockCycle = 1956
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1957
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1957
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1145
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1827
[MultiChannelMemorySystem] currentClockCycle = 1957
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1957
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1958
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1958
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1146
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1828
[MultiChannelMemorySystem] currentClockCycle = 1958
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1959
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1959
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1147
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1829
[MultiChannelMemorySystem] currentClockCycle = 1959
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1960
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1960
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1148
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1830
[MultiChannelMemorySystem] currentClockCycle = 1960
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1961
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1961
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1149
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1831
[MultiChannelMemorySystem] currentClockCycle = 1961
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1962
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1962
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x114a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1832
[MultiChannelMemorySystem] currentClockCycle = 1962
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1963
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1963
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x114b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1833
[MultiChannelMemorySystem] currentClockCycle = 1963
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1964
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1964
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x114c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1834
[MultiChannelMemorySystem] currentClockCycle = 1964
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1965
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1965
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x114d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1835
[MultiChannelMemorySystem] currentClockCycle = 1965
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1967
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1967
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x114e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1836
[MultiChannelMemorySystem] currentClockCycle = 1967
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1967
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1968
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1968
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x114f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1837
[MultiChannelMemorySystem] currentClockCycle = 1968
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1969
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1969
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1150
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1838
[MultiChannelMemorySystem] currentClockCycle = 1969
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1970
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1970
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1151
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1839
[MultiChannelMemorySystem] currentClockCycle = 1970
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1971
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1971
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1152
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1840
[MultiChannelMemorySystem] currentClockCycle = 1971
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1971
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1972
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1972
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1153
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1841
[MultiChannelMemorySystem] currentClockCycle = 1972
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1973
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1973
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1154
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1842
[MultiChannelMemorySystem] currentClockCycle = 1973
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1974
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1974
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1155
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1843
[MultiChannelMemorySystem] currentClockCycle = 1974
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1975
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1975
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1156
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1844
[MultiChannelMemorySystem] currentClockCycle = 1975
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1975
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1976
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1976
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1157
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1845
[MultiChannelMemorySystem] currentClockCycle = 1976
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1977
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1977
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1158
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1846
[MultiChannelMemorySystem] currentClockCycle = 1977
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1978
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1978
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1159
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1847
[MultiChannelMemorySystem] currentClockCycle = 1978
[Callback] read complete: channel = 0, address = 0x43, cycle = 1978
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1979
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1979
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x115a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1848
[MultiChannelMemorySystem] currentClockCycle = 1979
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1979
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1979
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1980
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
current clock cycle = 1980
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x115b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1849
[MultiChannelMemorySystem] currentClockCycle = 1980
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1982
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1982
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x115c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1850
[MultiChannelMemorySystem] currentClockCycle = 1982
[Callback] read complete: channel = 0, address = 0x43, cycle = 1982
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1982
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1983
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1983
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x115d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1851
[MultiChannelMemorySystem] currentClockCycle = 1983
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1983
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 1983
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1984
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1984
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x115e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1852
[MultiChannelMemorySystem] currentClockCycle = 1984
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1985
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1985
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x115f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1853
[MultiChannelMemorySystem] currentClockCycle = 1985
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1986
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1986
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1160
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1854
[MultiChannelMemorySystem] currentClockCycle = 1986
[Callback] read complete: channel = 0, address = 0x43, cycle = 1986
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1986
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1987
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1987
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1161
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1855
[MultiChannelMemorySystem] currentClockCycle = 1987
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1987
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1988
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1988
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1162
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1856
[MultiChannelMemorySystem] currentClockCycle = 1988
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1989
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1989
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1163
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1857
[MultiChannelMemorySystem] currentClockCycle = 1989
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1990
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1990
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1164
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1858
[MultiChannelMemorySystem] currentClockCycle = 1990
[Callback] read complete: channel = 0, address = 0x43, cycle = 1990
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1990
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1991
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1991
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1165
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1859
[MultiChannelMemorySystem] currentClockCycle = 1991
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1991
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1992
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1992
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1166
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1860
[MultiChannelMemorySystem] currentClockCycle = 1992
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1993
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1993
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1167
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1861
[MultiChannelMemorySystem] currentClockCycle = 1993
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1994
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1994
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1168
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1862
[MultiChannelMemorySystem] currentClockCycle = 1994
[Callback] read complete: channel = 0, address = 0x43, cycle = 1994
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1994
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1995
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1995
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1169
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1863
[MultiChannelMemorySystem] currentClockCycle = 1995
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 1995
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1997
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1997
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x116a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1864
[MultiChannelMemorySystem] currentClockCycle = 1997
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1998
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1998
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x116b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1865
[MultiChannelMemorySystem] currentClockCycle = 1998
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 1998
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 1999
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 1999
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x116c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1866
[MultiChannelMemorySystem] currentClockCycle = 1999
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2000
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2000
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x116d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1867
[MultiChannelMemorySystem] currentClockCycle = 2000
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2001
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2001
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x116e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1868
[MultiChannelMemorySystem] currentClockCycle = 2001
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2002
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2002
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x116f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1869
[MultiChannelMemorySystem] currentClockCycle = 2002
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2003
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2003
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1170
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1870
[MultiChannelMemorySystem] currentClockCycle = 2003
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2004
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2004
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1171
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1871
[MultiChannelMemorySystem] currentClockCycle = 2004
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2005
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2005
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1172
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1872
[MultiChannelMemorySystem] currentClockCycle = 2005
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2006
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2006
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1173
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1873
[MultiChannelMemorySystem] currentClockCycle = 2006
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2007
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2007
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1174
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1874
[MultiChannelMemorySystem] currentClockCycle = 2007
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2008
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2008
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1175
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1875
[MultiChannelMemorySystem] currentClockCycle = 2008
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2008
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2009
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2009
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1176
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1876
[MultiChannelMemorySystem] currentClockCycle = 2009
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2010
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2010
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1177
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1877
[MultiChannelMemorySystem] currentClockCycle = 2010
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2012
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2012
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1178
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1878
[MultiChannelMemorySystem] currentClockCycle = 2012
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2012
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2013
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2013
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1179
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1879
[MultiChannelMemorySystem] currentClockCycle = 2013
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2014
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2014
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x117a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1880
[MultiChannelMemorySystem] currentClockCycle = 2014
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2015
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2015
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x117b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1881
[MultiChannelMemorySystem] currentClockCycle = 2015
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2016
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2016
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x117c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1882
[MultiChannelMemorySystem] currentClockCycle = 2016
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2016
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2017
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
current clock cycle = 2017
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x117d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1883
[MultiChannelMemorySystem] currentClockCycle = 2017
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2018
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2018
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x117e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1884
[MultiChannelMemorySystem] currentClockCycle = 2018
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2019
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2019
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x117f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1885
[MultiChannelMemorySystem] currentClockCycle = 2019
[Callback] read complete: channel = 0, address = 0x43, cycle = 2019
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607621
current clock cycle = 2020
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2020
WARNING: address 0xc00000045 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1180
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1886
[MultiChannelMemorySystem] currentClockCycle = 2020
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2020
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2020
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2021
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000045 is not aligned to the request size of 64
current clock cycle = 2021
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1181
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1887
[MultiChannelMemorySystem] currentClockCycle = 2021
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2022
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2022
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1182
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1888
[MultiChannelMemorySystem] currentClockCycle = 2022
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2023
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2023
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1183
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1889
[MultiChannelMemorySystem] currentClockCycle = 2023
[Callback] read complete: channel = 0, address = 0x43, cycle = 2023
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2023
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2024
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2024
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1184
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1890
[MultiChannelMemorySystem] currentClockCycle = 2024
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2024
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2024
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2025
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2025
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1185
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1891
[MultiChannelMemorySystem] currentClockCycle = 2025
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2027
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2027
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1186
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1892
[MultiChannelMemorySystem] currentClockCycle = 2027
[Callback] read complete: channel = 0, address = 0x43, cycle = 2027
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2027
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2028
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2028
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1187
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1893
[MultiChannelMemorySystem] currentClockCycle = 2028
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2028
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2029
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2029
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1188
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1894
[MultiChannelMemorySystem] currentClockCycle = 2029
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2030
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2030
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1189
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1895
[MultiChannelMemorySystem] currentClockCycle = 2030
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2031
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2031
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x118a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1896
[MultiChannelMemorySystem] currentClockCycle = 2031
[Callback] read complete: channel = 0, address = 0x43, cycle = 2031
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2031
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2032
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2032
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x118b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1897
[MultiChannelMemorySystem] currentClockCycle = 2032
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2032
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2033
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2033
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x118c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1898
[MultiChannelMemorySystem] currentClockCycle = 2033
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2034
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2034
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x118d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1899
[MultiChannelMemorySystem] currentClockCycle = 2034
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2035
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2035
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x118e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1900
[MultiChannelMemorySystem] currentClockCycle = 2035
[Callback] read complete: channel = 0, address = 0x43, cycle = 2035
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2035
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2036
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2036
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x118f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1901
[MultiChannelMemorySystem] currentClockCycle = 2036
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2036
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2037
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2037
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1190
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1902
[MultiChannelMemorySystem] currentClockCycle = 2037
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2038
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2038
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1191
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1903
[MultiChannelMemorySystem] currentClockCycle = 2038
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2039
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2039
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1192
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1904
[MultiChannelMemorySystem] currentClockCycle = 2039
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2039
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2040
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2040
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1193
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1905
[MultiChannelMemorySystem] currentClockCycle = 2040
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2042
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2042
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1194
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1906
[MultiChannelMemorySystem] currentClockCycle = 2042
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2043
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2043
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1195
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1907
[MultiChannelMemorySystem] currentClockCycle = 2043
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2044
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2044
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1196
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1908
[MultiChannelMemorySystem] currentClockCycle = 2044
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2045
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2045
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1197
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1909
[MultiChannelMemorySystem] currentClockCycle = 2045
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2046
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2046
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1198
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1910
[MultiChannelMemorySystem] currentClockCycle = 2046
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2047
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2047
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1199
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1911
[MultiChannelMemorySystem] currentClockCycle = 2047
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2048
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2048
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x119a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1912
[MultiChannelMemorySystem] currentClockCycle = 2048
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2049
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2049
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x119b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1913
[MultiChannelMemorySystem] currentClockCycle = 2049
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2049
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2050
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2050
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x119c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1914
[MultiChannelMemorySystem] currentClockCycle = 2050
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2051
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2051
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x119d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1915
[MultiChannelMemorySystem] currentClockCycle = 2051
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2052
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2052
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x119e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1916
[MultiChannelMemorySystem] currentClockCycle = 2052
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2053
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2053
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x119f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1917
[MultiChannelMemorySystem] currentClockCycle = 2053
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2053
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2054
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2054
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1918
[MultiChannelMemorySystem] currentClockCycle = 2054
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2055
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2055
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1919
[MultiChannelMemorySystem] currentClockCycle = 2055
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2057
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2057
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1920
[MultiChannelMemorySystem] currentClockCycle = 2057
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2057
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2058
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2058
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1921
[MultiChannelMemorySystem] currentClockCycle = 2058
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2059
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2059
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1922
[MultiChannelMemorySystem] currentClockCycle = 2059
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2060
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2060
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1923
[MultiChannelMemorySystem] currentClockCycle = 2060
[Callback] read complete: channel = 0, address = 0x43, cycle = 2060
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2061
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2061
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1924
[MultiChannelMemorySystem] currentClockCycle = 2061
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2061
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2061
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2062
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2062
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1925
[MultiChannelMemorySystem] currentClockCycle = 2062
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2063
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2063
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1926
[MultiChannelMemorySystem] currentClockCycle = 2063
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2064
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2064
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1927
[MultiChannelMemorySystem] currentClockCycle = 2064
[Callback] read complete: channel = 0, address = 0x43, cycle = 2064
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2064
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2065
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2065
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11aa
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1928
[MultiChannelMemorySystem] currentClockCycle = 2065
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2065
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2065
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2066
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2066
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ab
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1929
[MultiChannelMemorySystem] currentClockCycle = 2066
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2067
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2067
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ac
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1930
[MultiChannelMemorySystem] currentClockCycle = 2067
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2068
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2068
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ad
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1931
[MultiChannelMemorySystem] currentClockCycle = 2068
[Callback] read complete: channel = 0, address = 0x43, cycle = 2068
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2068
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2069
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2069
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ae
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1932
[MultiChannelMemorySystem] currentClockCycle = 2069
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2069
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2070
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2070
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11af
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1933
[MultiChannelMemorySystem] currentClockCycle = 2070
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2072
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2072
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1934
[MultiChannelMemorySystem] currentClockCycle = 2072
[Callback] read complete: channel = 0, address = 0x43, cycle = 2072
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2072
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2073
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2073
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1935
[MultiChannelMemorySystem] currentClockCycle = 2073
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2073
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2074
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2074
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1936
[MultiChannelMemorySystem] currentClockCycle = 2074
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2075
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2075
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1937
[MultiChannelMemorySystem] currentClockCycle = 2075
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2076
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2076
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1938
[MultiChannelMemorySystem] currentClockCycle = 2076
[Callback] read complete: channel = 0, address = 0x43, cycle = 2076
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2076
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2077
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2077
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1939
[MultiChannelMemorySystem] currentClockCycle = 2077
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2077
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2078
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2078
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1940
[MultiChannelMemorySystem] currentClockCycle = 2078
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2079
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2079
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1941
[MultiChannelMemorySystem] currentClockCycle = 2079
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2080
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2080
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1942
[MultiChannelMemorySystem] currentClockCycle = 2080
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2080
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2081
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2081
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1943
[MultiChannelMemorySystem] currentClockCycle = 2081
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2082
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2082
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ba
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1944
[MultiChannelMemorySystem] currentClockCycle = 2082
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2083
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2083
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11bb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1945
[MultiChannelMemorySystem] currentClockCycle = 2083
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2084
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2084
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11bc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1946
[MultiChannelMemorySystem] currentClockCycle = 2084
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2085
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2085
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11bd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1947
[MultiChannelMemorySystem] currentClockCycle = 2085
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2087
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2087
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11be
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1948
[MultiChannelMemorySystem] currentClockCycle = 2087
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2088
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2088
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11bf
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1949
[MultiChannelMemorySystem] currentClockCycle = 2088
channel 3: isWr: writing to addr = 51539607622
current clock cycle = 2089
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2089
WARNING: address 0xc00000046 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x46
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1950
[MultiChannelMemorySystem] currentClockCycle = 2089
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2090
WARNING: address 0xc00000046 is not aligned to the request size of 64
current clock cycle = 2090
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1951
[MultiChannelMemorySystem] currentClockCycle = 2090
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2090
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2091
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2091
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1952
[MultiChannelMemorySystem] currentClockCycle = 2091
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2092
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2092
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1953
[MultiChannelMemorySystem] currentClockCycle = 2092
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2093
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2093
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1954
[MultiChannelMemorySystem] currentClockCycle = 2093
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2094
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2094
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1955
[MultiChannelMemorySystem] currentClockCycle = 2094
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2094
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2095
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2095
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1956
[MultiChannelMemorySystem] currentClockCycle = 2095
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2096
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2096
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1957
[MultiChannelMemorySystem] currentClockCycle = 2096
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2097
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2097
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1958
[MultiChannelMemorySystem] currentClockCycle = 2097
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2098
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2098
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1959
[MultiChannelMemorySystem] currentClockCycle = 2098
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2098
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2099
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2099
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ca
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1960
[MultiChannelMemorySystem] currentClockCycle = 2099
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2100
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2100
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11cb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1961
[MultiChannelMemorySystem] currentClockCycle = 2100
[Callback] read complete: channel = 0, address = 0x43, cycle = 2101
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2102
WARNING: address 0xc00000047 is not aligned to the request size of 64
WARNING: address 0x43 is not aligned to the request size of 64
current clock cycle = 2102
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11cc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1962
[MultiChannelMemorySystem] currentClockCycle = 2102
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2102
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2102
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2103
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2103
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11cd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1963
[MultiChannelMemorySystem] currentClockCycle = 2103
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2104
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2104
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ce
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1964
[MultiChannelMemorySystem] currentClockCycle = 2104
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2105
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2105
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11cf
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1965
[MultiChannelMemorySystem] currentClockCycle = 2105
[Callback] read complete: channel = 0, address = 0x43, cycle = 2105
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2105
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2106
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2106
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1966
[MultiChannelMemorySystem] currentClockCycle = 2106
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2106
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2106
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2107
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2107
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1967
[MultiChannelMemorySystem] currentClockCycle = 2107
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2108
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2108
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1968
[MultiChannelMemorySystem] currentClockCycle = 2108
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2109
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2109
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1969
[MultiChannelMemorySystem] currentClockCycle = 2109
[Callback] read complete: channel = 0, address = 0x43, cycle = 2109
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2109
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2110
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2110
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1970
[MultiChannelMemorySystem] currentClockCycle = 2110
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2110
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2111
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2111
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1971
[MultiChannelMemorySystem] currentClockCycle = 2111
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2112
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2112
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1972
[MultiChannelMemorySystem] currentClockCycle = 2112
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2113
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2113
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1973
[MultiChannelMemorySystem] currentClockCycle = 2113
[Callback] read complete: channel = 0, address = 0x43, cycle = 2113
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2113
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2114
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2114
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1974
[MultiChannelMemorySystem] currentClockCycle = 2114
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2114
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2115
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2115
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1975
[MultiChannelMemorySystem] currentClockCycle = 2115
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2117
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2117
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11da
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1976
[MultiChannelMemorySystem] currentClockCycle = 2117
[Callback] read complete: channel = 0, address = 0x43, cycle = 2117
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2117
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2118
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2118
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11db
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1977
[MultiChannelMemorySystem] currentClockCycle = 2118
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2118
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2119
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2119
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11dc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1978
[MultiChannelMemorySystem] currentClockCycle = 2119
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2120
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2120
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11dd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1979
[MultiChannelMemorySystem] currentClockCycle = 2120
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2121
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2121
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11de
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1980
[MultiChannelMemorySystem] currentClockCycle = 2121
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2121
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2122
WARNING: address 0x800000041 is not aligned to the request size of 64
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2122
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11df
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1981
[MultiChannelMemorySystem] currentClockCycle = 2122
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2123
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2123
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1982
[MultiChannelMemorySystem] currentClockCycle = 2123
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2124
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2124
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1983
[MultiChannelMemorySystem] currentClockCycle = 2124
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2125
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2125
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 1984
[MultiChannelMemorySystem] currentClockCycle = 2125
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2126
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2126
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 1985
[MultiChannelMemorySystem] currentClockCycle = 2126
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2127
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2127
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x3
STEP 1 -> 1986
[MultiChannelMemorySystem] currentClockCycle = 2127
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2128
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2128
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x4
STEP 1 -> 1987
[MultiChannelMemorySystem] currentClockCycle = 2128
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2129
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2129
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x5
STEP 1 -> 1988
[MultiChannelMemorySystem] currentClockCycle = 2129
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2130
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2130
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x6
STEP 1 -> 1989
[MultiChannelMemorySystem] currentClockCycle = 2130
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2131
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2132
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2132
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x7
STEP 1 -> 1990
[MultiChannelMemorySystem] currentClockCycle = 2132
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2133
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2133
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x8
STEP 1 -> 1991
[MultiChannelMemorySystem] currentClockCycle = 2133
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2134
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2134
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ea
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x9
STEP 1 -> 1992
[MultiChannelMemorySystem] currentClockCycle = 2134
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2135
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2135
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11eb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xa
STEP 1 -> 1993
[MultiChannelMemorySystem] currentClockCycle = 2135
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2135
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2136
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
current clock cycle = 2136
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ec
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xb
STEP 1 -> 1994
[MultiChannelMemorySystem] currentClockCycle = 2136
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2137
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2137
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ed
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xc
STEP 1 -> 1995
[MultiChannelMemorySystem] currentClockCycle = 2137
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2138
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2138
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ee
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xd
STEP 1 -> 1996
[MultiChannelMemorySystem] currentClockCycle = 2138
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2139
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2139
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ef
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xe
STEP 1 -> 1997
[MultiChannelMemorySystem] currentClockCycle = 2139
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2139
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2140
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2140
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11f0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0xf
STEP 1 -> 1998
[MultiChannelMemorySystem] currentClockCycle = 2140
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2141
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2141
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11f1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x0
STEP 1 -> 1999
[MultiChannelMemorySystem] currentClockCycle = 2141
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2142
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2142
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11f2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x1
STEP 1 -> 2000
[MultiChannelMemorySystem] currentClockCycle = 2142
[Callback] read complete: channel = 0, address = 0x43, cycle = 2142
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2143
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2143
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11f3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
  PEEK MultiMemoryUnitTester.io_dramChannel_3_addr <- 0x47
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_0 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_1 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_2 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_3 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_4 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_5 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_6 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_7 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_8 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_9 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_10 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_11 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_12 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_13 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_14 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_wdata_15 <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_3_tagOut <- 0x2
STEP 1 -> 2001
[MultiChannelMemorySystem] currentClockCycle = 2143
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2143
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00000040, cycle = 2143
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
channel 3: isWr: writing to addr = 51539607623
current clock cycle = 2144
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000047 is not aligned to the request size of 64
current clock cycle = 2144
WARNING: address 0xc00000047 is not aligned to the request size of 64
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
STEP 100 -> 2101
[MultiChannelMemorySystem] currentClockCycle = 2144
WARNING: address 0xc00000047 is not aligned to the request size of 64
[MultiChannelMemorySystem] currentClockCycle = 2145
[Callback] read complete: channel = 0, address = 0x43, cycle = 2146
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2146
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2147
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2147
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
[Callback] read complete: channel = 3, address = 0xc00000041, cycle = 2147
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2148
[MultiChannelMemorySystem] currentClockCycle = 2149
[MultiChannelMemorySystem] currentClockCycle = 2150
[Callback] read complete: channel = 0, address = 0x43, cycle = 2150
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2150
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2151
WARNING: address 0x400000042 is not aligned to the request size of 64
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2151
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2152
[MultiChannelMemorySystem] currentClockCycle = 2153
[MultiChannelMemorySystem] currentClockCycle = 2154
[Callback] read complete: channel = 0, address = 0x43, cycle = 2154
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2154
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2155
WARNING: address 0x400000042 is not aligned to the request size of 64
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2155
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2156
[MultiChannelMemorySystem] currentClockCycle = 2157
[MultiChannelMemorySystem] currentClockCycle = 2158
[Callback] read complete: channel = 0, address = 0x43, cycle = 2158
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2158
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2159
WARNING: address 0x400000042 is not aligned to the request size of 64
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2159
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2160
[MultiChannelMemorySystem] currentClockCycle = 2162
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2162
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2163
[MultiChannelMemorySystem] currentClockCycle = 2164
[MultiChannelMemorySystem] currentClockCycle = 2165
[MultiChannelMemorySystem] currentClockCycle = 2166
[MultiChannelMemorySystem] currentClockCycle = 2167
[MultiChannelMemorySystem] currentClockCycle = 2168
[MultiChannelMemorySystem] currentClockCycle = 2169
[MultiChannelMemorySystem] currentClockCycle = 2170
[MultiChannelMemorySystem] currentClockCycle = 2171
[MultiChannelMemorySystem] currentClockCycle = 2172
WARNING: address 0xc00000041 is not aligned to the request size of 64
[Callback] read complete: channel = 3, address = 0xc00000041, cycle = 2172
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2173
[MultiChannelMemorySystem] currentClockCycle = 2174
[MultiChannelMemorySystem] currentClockCycle = 2175
WARNING: address 0xc00000041 is not aligned to the request size of 64
[Callback] read complete: channel = 3, address = 0xc00000041, cycle = 2176
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2177
[MultiChannelMemorySystem] currentClockCycle = 2178
[MultiChannelMemorySystem] currentClockCycle = 2179
[MultiChannelMemorySystem] currentClockCycle = 2180
WARNING: address 0xc00000041 is not aligned to the request size of 64
[Callback] read complete: channel = 3, address = 0xc00000041, cycle = 2180
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2181
[MultiChannelMemorySystem] currentClockCycle = 2182
[MultiChannelMemorySystem] currentClockCycle = 2183
WARNING: address 0x43 is not aligned to the request size of 64
[Callback] read complete: channel = 0, address = 0x43, cycle = 2183
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2184
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2184
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
[Callback] read complete: channel = 3, address = 0xc00000041, cycle = 2184
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2185
[MultiChannelMemorySystem] currentClockCycle = 2186
[MultiChannelMemorySystem] currentClockCycle = 2187
[Callback] read complete: channel = 0, address = 0x43, cycle = 2187
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2187
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2188
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2188
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
[Callback] read complete: channel = 3, address = 0xc00000041, cycle = 2188
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2189
[MultiChannelMemorySystem] currentClockCycle = 2190
[Callback] read complete: channel = 0, address = 0x43, cycle = 2191
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2191
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2192
WARNING: address 0x400000042 is not aligned to the request size of 64
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2192
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2193
[MultiChannelMemorySystem] currentClockCycle = 2194
[MultiChannelMemorySystem] currentClockCycle = 2195
[Callback] read complete: channel = 0, address = 0x43, cycle = 2195
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2195
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2196
WARNING: address 0x400000042 is not aligned to the request size of 64
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2196
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2197
[MultiChannelMemorySystem] currentClockCycle = 2198
[MultiChannelMemorySystem] currentClockCycle = 2199
[Callback] read complete: channel = 0, address = 0x43, cycle = 2199
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2199
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2200
WARNING: address 0x400000042 is not aligned to the request size of 64
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2200
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2201
[MultiChannelMemorySystem] currentClockCycle = 2202
[MultiChannelMemorySystem] currentClockCycle = 2203
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2203
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2204
[MultiChannelMemorySystem] currentClockCycle = 2205
[MultiChannelMemorySystem] currentClockCycle = 2207
[MultiChannelMemorySystem] currentClockCycle = 2208
[MultiChannelMemorySystem] currentClockCycle = 2209
[MultiChannelMemorySystem] currentClockCycle = 2210
[MultiChannelMemorySystem] currentClockCycle = 2211
[MultiChannelMemorySystem] currentClockCycle = 2212
[MultiChannelMemorySystem] currentClockCycle = 2213
WARNING: address 0xc00000041 is not aligned to the request size of 64
[Callback] read complete: channel = 3, address = 0xc00000041, cycle = 2213
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2214
[MultiChannelMemorySystem] currentClockCycle = 2215
[MultiChannelMemorySystem] currentClockCycle = 2216
[MultiChannelMemorySystem] currentClockCycle = 2217
WARNING: address 0xc00000041 is not aligned to the request size of 64
[Callback] read complete: channel = 3, address = 0xc00000041, cycle = 2217
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2218
[MultiChannelMemorySystem] currentClockCycle = 2219
[MultiChannelMemorySystem] currentClockCycle = 2220
WARNING: address 0xc00000041 is not aligned to the request size of 64
[Callback] read complete: channel = 3, address = 0xc00000041, cycle = 2221
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2222
[MultiChannelMemorySystem] currentClockCycle = 2223
[MultiChannelMemorySystem] currentClockCycle = 2224
WARNING: address 0x43 is not aligned to the request size of 64
[Callback] read complete: channel = 0, address = 0x43, cycle = 2224
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2225
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2225
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
[Callback] read complete: channel = 3, address = 0xc00000041, cycle = 2225
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2226
[MultiChannelMemorySystem] currentClockCycle = 2227
[MultiChannelMemorySystem] currentClockCycle = 2228
[Callback] read complete: channel = 0, address = 0x43, cycle = 2228
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2228
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2229
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2229
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x400000042 is not aligned to the request size of 64
WARNING: address 0xc00000041 is not aligned to the request size of 64
[Callback] read complete: channel = 3, address = 0xc00000041, cycle = 2229
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2230
[MultiChannelMemorySystem] currentClockCycle = 2231
[MultiChannelMemorySystem] currentClockCycle = 2232
[Callback] read complete: channel = 0, address = 0x43, cycle = 2232
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x43 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2232
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2233
WARNING: address 0x400000042 is not aligned to the request size of 64
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2233
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2234
[MultiChannelMemorySystem] currentClockCycle = 2235
[Callback] read complete: channel = 0, address = 0x44, cycle = 2236
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x44 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2236
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2237
WARNING: address 0x400000042 is not aligned to the request size of 64
[Callback] read complete: channel = 1, address = 0x400000042, cycle = 2237
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2238
[MultiChannelMemorySystem] currentClockCycle = 2239
[MultiChannelMemorySystem] currentClockCycle = 2240
[Callback] read complete: channel = 0, address = 0x44, cycle = 2240
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
WARNING: address 0x44 is not aligned to the request size of 64
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2240
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2241
WARNING: address 0x400000043 is not aligned to the request size of 64
[Callback] read complete: channel = 1, address = 0x400000043, cycle = 2241
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2242
[MultiChannelMemorySystem] currentClockCycle = 2243
[MultiChannelMemorySystem] currentClockCycle = 2244
WARNING: address 0x800000041 is not aligned to the request size of 64
[Callback] read complete: channel = 2, address = 0x800000041, cycle = 2244
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[MultiChannelMemorySystem] currentClockCycle = 2245
[MultiChannelMemorySystem] currentClockCycle = 2246
[MultiChannelMemorySystem] currentClockCycle = 2247
[MultiChannelMemorySystem] currentClockCycle = 2248
[MultiChannelMemorySystem] currentClockCycle = 2249
[MultiChannelMemorySystem] currentClockCycle = 2250
RAN 2101 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 8 s, completed Nov 2, 2016 12:06:23 AM[0m
Copying system configurations to generated folder
CLASSPATH=../target/scala-2.11/classes:$CLASSPATH sbt "; run-main plasticine.templates.MultiMemoryUnitTest  end  --targetDir /home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/generated/MultiMemoryUnitTest/ --test --backend v"
Invoking Chisel...
