% riscv-assembly.tex

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    \fig{width = 0.60\textwidth}{figs/changzheng}

    \vspace{0.50cm}
    ``万里长征第一步 $\ldots$''
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \fig{width = 0.50\textwidth}{figs/riscv-assembly}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \fig{width = 0.85\textwidth}{figs/concept-code}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \fig{width = 0.80\textwidth}{figs/ABasicComputer}
  \begin{center}
    Registers (zero, pc) \quad Memory (Data, Instructions) \quad I/O
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \fig{width = 0.50\textwidth}{figs/step-by-step}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    \blue{RARS}: \blue{\bf R}ISC-V \blue{\bf A}ssembler
      and \blue{\bf R}untime \blue{\bf S}imulator
    \fig{width = 0.95\textwidth}{figs/rars}
    \url{https://github.com/TheThirdOne/rars}
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    \teal{\Large \texttt{add.asm}}

    \pause
    \vspace{1.00cm}
    \teal{\Large \texttt{addi.asm}}

    \pause
    \vspace{1.00cm}
    \teal{\Large \texttt{add-sub.asm}}
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    \teal{\Large \texttt{ecall.asm}}
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    \teal{\Large \texttt{data.asm}}

    \vspace{0.60cm}
    \fig{width = 0.65\textwidth}{figs/riscv-memory-layout}
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    \teal{\Large \texttt{array.asm}}
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    \teal{\Large \texttt{branch-max.asm}}
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
% \begin{frame}{}
%   \begin{center}
%     \teal{\Large \texttt{array-index-bit.asm}}
%   \end{center}
% \end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    \teal{\Large \texttt{proc-max.asm}}

    \vspace{0.50cm}
    \fig{width = 0.50\textwidth}{figs/riscv-calling-convention}

    \pause
    \vspace{0.30cm}
    控制流 (control-flow) + 数据流 (data-flow)
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    \teal{\Large \texttt{proc-max.asm}}

    \vspace{0.50cm}
    \fig{width = 0.50\textwidth}{figs/riscv-jal}
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    \teal{\Large \texttt{proc-fact.asm}}
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    \teal{\Large \texttt{proc-fact.asm}}
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    RISC-V 调用约定 (Calling Convention)

    \fig{width = 1.00\textwidth}{figs/calling-convention}
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \fig{width = 1.00\textwidth}{figs/fp-sp}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    \teal{\Large \texttt{bubblesort.asm}}

    \vspace{0.80cm}
    \teal{\href{https://godbolt.org/z/cxzfGhedv}{bubblesort @ CompilerExplorer}}
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \begin{center}
    \fig{width = 0.70\textwidth}{figs/intro-riscv-book}
    \teal{\href{https://riscv-programming.org/book/riscv-book.html}{An Introduction to Assembly Programming with RISC-V}}
  \end{center}
\end{frame}
%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%
\begin{frame}{}
  \fig{width = 0.65\textwidth}{figs/computer-organization-book}
\end{frame}
%%%%%%%%%%%%%%%%%%%%