// Seed: 4246882212
module module_0;
  wire id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_4, id_5;
  module_0 modCall_1 ();
  if (id_1) assign id_4 = 1 == id_1;
  else assign id_2 = id_3;
endmodule
module module_2 (
    input logic id_0,
    output logic id_1,
    output supply1 id_2,
    output wor id_3,
    output tri0 id_4,
    id_8,
    input supply1 id_5,
    inout supply1 id_6
);
  initial begin : LABEL_0
    id_1 <= id_0;
  end
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
