// Seed: 2537271463
module module_0 (
    output tri0 id_0,
    output tri id_1,
    input tri0 id_2,
    input uwire id_3,
    input wand id_4,
    input supply0 id_5,
    input wire id_6,
    output tri1 module_0,
    input wand id_8,
    input wor id_9
);
  wire id_11;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply0 id_6
    , id_13,
    output tri1 id_7,
    input wand id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri1 id_11
);
  logic id_14;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_6,
      id_9,
      id_5,
      id_9,
      id_6,
      id_7,
      id_4,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
