
---------- Begin Simulation Statistics ----------
final_tick                               4663910641200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 154463                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976080                       # Number of bytes of host memory used
host_op_rate                                   158716                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.47                       # Real time elapsed on the host
host_tick_rate                              138161409                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000027                       # Number of instructions simulated
sim_ops                                       1027568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000894                       # Number of seconds simulated
sim_ticks                                   894496400                       # Number of ticks simulated
system.cpu.Branches                                 5                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  15                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  31                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 21                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        17     68.00%     68.00% # Class of executed instruction
system.cpu.op_class::IntMult                        2      8.00%     76.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     24.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         42621                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            993534                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           824985                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1027543                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.236212                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.236212                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    3478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33007                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           461391                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  3409                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.870530                       # Inst execution rate
system.switch_cpus.iew.exec_refs               741750                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             109980                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          623993                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        773873                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       161168                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2786653                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        631770                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        47664                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1946692                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            933                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          30600                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1719                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19919                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        13088                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2211160                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1741643                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.510539                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1128884                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.778835                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1753314                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2119482                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1249359                       # number of integer regfile writes
system.switch_cpus.ipc                       0.447185                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.447185                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           13      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1205649     60.45%     60.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3269      0.16%     60.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1355      0.07%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       667162     33.45%     94.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       116912      5.86%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1994360                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              863905                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.433174                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          384402     44.50%     44.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            334      0.04%     44.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               7      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         449681     52.05%     96.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         29481      3.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2858252                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      7253964                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1741643                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      4538899                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2783244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1994360                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1755613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       168605                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1842498                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      2232738                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.893235                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.223429                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1318662     59.06%     59.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       266311     11.93%     70.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       266818     11.95%     82.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       329492     14.76%     97.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        51338      2.30%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          117      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2232738                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.891846                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        46985                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        13093                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       773873                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       161168                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         4939004                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  2236216                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        54124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       108544                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            101                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       416990                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           416991                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       416990                       # number of overall hits
system.cpu.dcache.overall_hits::total          416991                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       110859                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         110864                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       110859                       # number of overall misses
system.cpu.dcache.overall_misses::total        110864                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5525432026                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5525432026                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5525432026                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5525432026                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       527849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       527855                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       527849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       527855                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.833333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.210020                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.210027                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.833333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.210020                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.210027                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49841.979686                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49839.731798                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49841.979686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49839.731798                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       456749                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       104195                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             21985                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1436                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.775483                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    72.559192                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        54124                       # number of writebacks
system.cpu.dcache.writebacks::total             54124                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56484                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56484                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56484                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56484                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        54375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        54375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        54375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        54375                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2472524756                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2472524756                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2472524756                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2472524756                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.103012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.103011                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.103012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.103011                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 45471.719651                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45471.719651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 45471.719651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45471.719651                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54124                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       365004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          365005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        99709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         99714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5315796800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5315796800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       464713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       464719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.214560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.214568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 53313.109148                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53310.435847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        48959                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        48959                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        50750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        50750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2408246800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2408246800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.109207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.109206                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 47453.138916                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47453.138916                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        51986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11150                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11150                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    209635226                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    209635226                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        63136                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63136                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.176603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.176603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18801.365561                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18801.365561                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         7525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         3625                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3625                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     64277956                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64277956                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.057416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.057416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17731.849931                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17731.849931                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.535380                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              454541                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             54124                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.398141                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      4663016145600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.135462                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   253.399918                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.989843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4277220                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4277220                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           22                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       670056                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           670078                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           22                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       670056                       # number of overall hits
system.cpu.icache.overall_hits::total          670078                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           58                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             61                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           58                       # number of overall misses
system.cpu.icache.overall_misses::total            61                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3768400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3768400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3768400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3768400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       670114                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       670139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       670114                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       670139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.120000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.120000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 64972.413793                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61777.049180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 64972.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61777.049180                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          874                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   145.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           21                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2797600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2797600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2797600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2797600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75610.810811                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75610.810811                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75610.810811                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75610.810811                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           22                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       670056                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          670078                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           58                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3768400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3768400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       670114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       670139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 64972.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61777.049180                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2797600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2797600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75610.810811                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75610.810811                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            39.479521                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      4663016145200                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999987                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    36.479534                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.071249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.077108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5361152                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5361152                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 4663016154800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    894486400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        30822                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30822                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        30822                       # number of overall hits
system.l2.overall_hits::total                   30822                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        23553                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23598                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        23553                       # number of overall misses
system.l2.overall_misses::total                 23598                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2768000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2207314400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2210082400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2768000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2207314400                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2210082400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        54375                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                54420                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        54375                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               54420                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.433159                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.433627                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.433159                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.433627                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74810.810811                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 93716.910797                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93655.496228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74810.810811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 93716.910797                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93655.496228                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2442                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 604                       # number of writebacks
system.l2.writebacks::total                       604                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data          608                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 608                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data          608                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                608                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        22945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22982                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        22945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25533                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2586000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2063546000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2066132000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    219141613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2586000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2063546000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2285273613                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.421977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.422308                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.421977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.469184                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69891.891892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89934.451950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89902.184318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85904.199530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69891.891892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89934.451950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89502.745976                       # average overall mshr miss latency
system.l2.replacements                          17176                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8918                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8918                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8918                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8918                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        45206                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            45206                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        45206                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        45206                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2551                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2551                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    219141613                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    219141613                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85904.199530                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85904.199530                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         3119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3119                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 506                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     42184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         3625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.139586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.139586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83367.588933                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83367.588933                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     39702200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     39702200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.139586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.139586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78462.845850                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78462.845850                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2768000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2768000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             40                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74810.810811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        69200                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2586000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2586000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.925000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69891.891892                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69891.891892                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        27703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        23047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           23052                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   2165130400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2165130400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        50750                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         50755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.454128                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.454182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 93944.131557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93923.754989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data          608                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          608                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        22439                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22439                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2023843800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2023843800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.442148                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.442104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90193.136949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90193.136949                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    7131                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                7265                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   52                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1207                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6929.257093                       # Cycle average of tags in use
system.l2.tags.total_refs                       79428                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48606                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.634119                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              4663020778000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6922.791830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.465263                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.845067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.845857                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7965                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3605                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000977                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.972290                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1793283                       # Number of tag accesses
system.l2.tags.data_accesses                  1793283                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      4884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        74.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     45691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000232119110                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           71                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           71                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               66407                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1105                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       25437                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        604                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50874                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1208                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    225                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       5.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.85                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50874                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1208                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           71                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     711.690141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    486.629781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1829.894881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            43     60.56%     60.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           26     36.62%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      1.41%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      1.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            71                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           71                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.563380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.532756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.051970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               52     73.24%     73.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      5.63%     78.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     15.49%     94.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      4.23%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            71                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   14400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3255936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                77312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3639.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     893649600                       # Total gap between requests
system.mem_ctrls.avgGap                      34317.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       312576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         4736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2924224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        75264                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 349443552.819217622280                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5294599.285139661282                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 3269128864.017786979675                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84141199.450327590108                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         4900                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           74                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        45900                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1208                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    263454416                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2326792                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   2326183590                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  16713273814                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     53766.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31443.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     50679.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13835491.57                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       313600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         4736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2937600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3256960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        77312                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        77312                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         2450                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        22950                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          25445                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          604                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           604                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       429292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       715486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    350588331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5294599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3284082530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3641110238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       429292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5294599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5723891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     86430756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        86430756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     86430756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       429292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       715486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    350588331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5294599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3284082530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3727540994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50649                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1176                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           69                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            6                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1738934340                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             190035048                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2591964798                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                34333.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51175.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36917                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                940                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        13958                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   237.517123                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   176.392193                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.132246                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           40      0.29%      0.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        10632     76.17%     76.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1145      8.20%     84.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          427      3.06%     87.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          264      1.89%     89.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          193      1.38%     90.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          146      1.05%     92.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          134      0.96%     93.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          977      7.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        13958                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3241536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              75264                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3623.867016                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.141199                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   21.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               21.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    72548251.776000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    35783071.632000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   166244186.304000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  2421750.912000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 73485381.312000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 431162475.744000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 34557180.672000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  816202298.352000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   912.471306                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     74884567                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     29640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    789961833                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    74613232.512000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    36802324.944000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   168977638.368000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  3561398.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 73485381.312000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 429739087.008000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 35757036.504000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  822936099.048000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   919.999342                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     77538872                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     29640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    787307528                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24939                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          604                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16572                       # Transaction distribution
system.membus.trans_dist::ReadExReq               506                       # Transaction distribution
system.membus.trans_dist::ReadExResp              506                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          24939                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        68066                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  68066                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3334272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3334272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25445                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25445    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               25445                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            62261238                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          233503926                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          975296                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       733523                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        30594                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       322835                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          322481                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.890346                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           92922                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           14                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        93485                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        83965                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         9520                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          465                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1671476                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        30567                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1750417                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.587668                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.228585                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1342595     76.70%     76.70% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       124595      7.12%     83.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        96137      5.49%     89.31% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        36565      2.09%     91.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       150525      8.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1750417                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1001123                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1028664                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              349355                       # Number of memory references committed
system.switch_cpus.commit.loads                286217                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             266404                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              824631                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         26673                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       676007     65.72%     65.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult         2274      0.22%     65.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         1028      0.10%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       286217     27.82%     93.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        63138      6.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1028664                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       150525                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           110724                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1451057                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            567185                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         73170                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          30600                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       275402                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            38                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        3129203                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        191049                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        23534                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                3688305                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              975296                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       499368                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               2178156                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           61264                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          340                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            670114                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            40                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      2232738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.705096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.546631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          1282085     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           145881      6.53%     63.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           170676      7.64%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           180371      8.08%     79.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           177489      7.95%     87.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            14537      0.65%     88.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            15338      0.69%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            66870      2.99%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           179491      8.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      2232738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.436137                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.649351                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               25258                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          487642                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          98014                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          144                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          20889                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    894496400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          30600                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           202078                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1240104                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            545230                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        214724                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        2874461                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         97579                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         13296                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          81124                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents       154302                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      3495443                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             4899440                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          3102077                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1250503                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          2244834                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            275884                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  4300032                       # The number of ROB reads
system.switch_cpus.rob.writes                 5884751                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1027543                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             50795                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        45206                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16572                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3805                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3625                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            40                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        50755                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           80                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       162884                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                162964                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13888512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               13893632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           20981                       # Total snoops (count)
system.tol2bus.snoopTraffic                     77312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            75401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001340                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036575                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  75300     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    101      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75401                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 4663910641200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          130012800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             74000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         108750000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4672372243600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179163                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977104                       # Number of bytes of host memory used
host_op_rate                                   184003                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    61.40                       # Real time elapsed on the host
host_tick_rate                              137818406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000028                       # Number of instructions simulated
sim_ops                                      11297172                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008462                       # Number of seconds simulated
sim_ticks                                  8461602400                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       227852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        455794                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           9813258                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8120268                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10269604                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.115400                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.115400                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts       302831                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          4667123                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 29047                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.899781                       # Inst execution rate
system.switch_cpus.iew.exec_refs              7033587                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1095956                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         5728123                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7417765                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1500728                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     26975937                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5937631                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       454786                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      19033968                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8651                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           509                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         287500                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         16087                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       158871                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       143960                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21778632                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17230774                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.510745                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          11123318                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.814540                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17343285                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         20736393                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        12263182                       # number of integer regfile writes
system.switch_cpus.ipc                       0.472724                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.472724                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      11995542     61.55%     61.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        35984      0.18%     61.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         13417      0.07%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           21      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc           31      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     61.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      6277191     32.21%     94.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1166565      5.99%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19488751                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8285883                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.425162                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3937316     47.52%     47.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           2355      0.03%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv              27      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd             15      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            1      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     47.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4104473     49.54%     97.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        241696      2.92%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27774564                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     69988068                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     17230735                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     43624402                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           26946890                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19488751                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     16677304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1570803                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     17193261                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     21154006                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.921279                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.240786                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12360067     58.43%     58.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2406777     11.38%     69.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2592698     12.26%     82.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3282362     15.52%     97.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       511023      2.42%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1074      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            5      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     21154006                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.921279                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             70                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          129                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           39                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          142                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       455876                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       246745                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7417765                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1500728                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        49258793                       # number of misc regfile reads
system.switch_cpus.numCycles                 21154006                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads               7                       # number of predicate regfile reads
system.switch_cpus.vec_regfile_reads               98                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              39                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       510024                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1310                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1020056                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1310                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      4098156                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4098156                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4098156                       # number of overall hits
system.cpu.dcache.overall_hits::total         4098156                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      1024673                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1024673                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1024673                       # number of overall misses
system.cpu.dcache.overall_misses::total       1024673                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  49561663533                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49561663533                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  49561663533                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49561663533                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      5122829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5122829                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5122829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5122829                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.200021                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.200021                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.200021                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.200021                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 48368.273130                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48368.273130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 48368.273130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48368.273130                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3894324                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       889749                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            203963                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           12700                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.093287                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.058976                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       510022                       # number of writebacks
system.cpu.dcache.writebacks::total            510022                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       514649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       514649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       514649                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       514649                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       510024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       510024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       510024                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       510024                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22047382331                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22047382331                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22047382331                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22047382331                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.099559                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.099559                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.099559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.099559                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 43228.127169                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43228.127169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 43228.127169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43228.127169                       # average overall mshr miss latency
system.cpu.dcache.replacements                 510022                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3560181                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3560181                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       922433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        922433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  47603070400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47603070400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4482614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4482614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.205780                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.205780                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51605.992414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51605.992414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       445440                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       445440                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       476993                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       476993                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21445688000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21445688000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.106410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.106410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 44960.173420                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44960.173420                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       537975                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         537975                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       102240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       102240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1958593133                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1958593133                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       640215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       640215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.159696                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.159696                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19156.818594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19156.818594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        69209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        69209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        33031                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        33031                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    601694331                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    601694331                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.051594                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051594                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18216.049499                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18216.049499                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4625008                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            510278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.063703                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          41492654                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         41492654                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      6732406                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6732406                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6732406                       # number of overall hits
system.cpu.icache.overall_hits::total         6732406                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           14                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             14                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           14                       # number of overall misses
system.cpu.icache.overall_misses::total            14                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       757200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       757200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       757200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       757200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      6732420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6732420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6732420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6732420                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54085.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54085.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54085.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54085.714286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       520000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       520000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       520000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       520000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        65000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        65000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        65000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        65000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6732406                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6732406                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           14                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            14                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       757200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       757200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6732420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6732420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54085.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54085.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       520000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       520000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        65000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        65000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            46.624179                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7402532                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                48                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          154219.416667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            3                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    43.624179                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.085203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.091063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          53859368                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         53859368                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   8461602400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       303098                       # number of demand (read+write) hits
system.l2.demand_hits::total                   303099                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       303098                       # number of overall hits
system.l2.overall_hits::total                  303099                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       206926                       # number of demand (read+write) misses
system.l2.demand_misses::total                 206933                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       206926                       # number of overall misses
system.l2.overall_misses::total                206933                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       508400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  19486944000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19487452400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       508400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  19486944000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19487452400                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       510024                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               510032                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       510024                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              510032                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.875000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.405718                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.405726                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.875000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.405718                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.405726                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 72628.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94173.491973                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94172.763165                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 72628.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94173.491973                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94172.763165                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     27938                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                9122                       # number of writebacks
system.l2.writebacks::total                      9122                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         6972                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6972                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         6972                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6972                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       199954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            199961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        29251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       199954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           229212                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       474400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18127386000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18127860400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2514989623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       474400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18127386000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20642850023                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.875000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.392048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.392056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.875000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.392048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.449407                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67771.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90657.781290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90656.980111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85979.611740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67771.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90657.781290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90060.075489                       # average overall mshr miss latency
system.l2.replacements                         227811                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        87387                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            87387                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        87387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        87387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       422593                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           422593                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       422593                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       422593                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        29251                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          29251                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2514989623                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2514989623                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85979.611740                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85979.611740                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        28164                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28164                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4867                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    401845600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     401845600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.147346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.147346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82565.358537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82565.358537                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    377972000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    377972000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.147346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.147346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77660.160263                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77660.160263                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       508400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       508400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.875000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.875000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 72628.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72628.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       474400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       474400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.875000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67771.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67771.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       274934                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            274934                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       202059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          202059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  19085098400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19085098400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       476993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        476993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.423610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.423610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 94453.097363                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94453.097363                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         6972                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         6972                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       195087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       195087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  17749414000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17749414000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.408993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.408993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90982.043909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90982.043909                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   85274                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               87000                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  713                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 13420                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8029.730354                       # Cycle average of tags in use
system.l2.tags.total_refs                      849075                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    545976                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.555151                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8022.815113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.915240                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.979348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980192                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          946                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4872                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          147                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001343                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.986694                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16858195                       # Number of tag accesses
system.l2.tags.data_accesses                 16858195                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     18204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     55725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    397497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000236901558                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1106                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1106                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              592869                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17184                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      227984                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9121                       # Number of write requests accepted
system.mem_ctrls.readBursts                    455968                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18242                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2732                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    38                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       5.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                455968                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18242                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   47719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   50283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   49816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   50168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   41179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   26369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   23928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  12380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     409.604882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    373.438873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    172.279407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           19      1.72%      1.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           67      6.06%      7.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          108      9.76%     17.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          160     14.47%     32.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          181     16.37%     48.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          174     15.73%     64.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          136     12.30%     76.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           89      8.05%     84.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           61      5.52%     90.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           39      3.53%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           26      2.35%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           19      1.72%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           13      1.18%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            8      0.72%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.27%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1106                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.462929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.436519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.968733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              875     79.11%     79.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      1.45%     80.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              175     15.82%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      1.81%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      1.45%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.18%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1106                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  174848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                29181952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1167488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3448.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8462350000                       # Total gap between requests
system.mem_ctrls.avgGap                      35690.31                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      3566400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     25439808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1165312                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 421480451.504079163074                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 105890.108946740394                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 3006500045.428747653961                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 137717650.264446347952                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        55882                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           14                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       400072                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        18242                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   3023635174                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       419132                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  20521520985                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 200264352770                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     54107.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29938.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     51294.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10978201.56                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      3576448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     25604480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      29181824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1167488                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1167488                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        27941                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       200035                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         227983                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9121                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9121                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    422667933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       105890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3025961135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3448734958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       105890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       105890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    137974812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       137974812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    137974812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    422667933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       105890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3025961135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3586709770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               453236                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               18208                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        29740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        25636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        27098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        26127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        26805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        31686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        29458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        29992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        29755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        29690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        25558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        28676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        27942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        26960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        27929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2773                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          194                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             15912174579                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1700541472                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        23545575291                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                35107.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51949.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              330655                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              13873                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           76.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       126910                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   237.739500                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   176.446756                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.655533                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          707      0.56%      0.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        95942     75.60%     76.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10886      8.58%     84.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3992      3.15%     87.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2356      1.86%     89.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1739      1.37%     91.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1129      0.89%     92.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          911      0.72%     92.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         9248      7.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       126910                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              29007104                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1165312                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3428.086387                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              137.717650                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   20.91                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               20.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    664112554.559999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    327783544.704001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1500645327.551992                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  43449060.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 700689556.896004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 4226117923.103993                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 203170451.063999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  7665968418.359985                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   905.971240                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    428280254                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7750702146                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    673025685.696000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    332182974.816001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   1499109829.055993                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  49187999.616000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 700689556.896004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 4220300552.159989                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 208062331.175999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  7682558929.415998                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   907.931922                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    439172040                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7739810360                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             223115                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9121                       # Transaction distribution
system.membus.trans_dist::CleanEvict           218689                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4867                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4867                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         223117                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       683776                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 683776                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     30349184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                30349184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            227984                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  227984    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              227984                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           680423309                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2092373244                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         9464161                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      7036695                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       287202                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      3397595                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         3393691                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.885095                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          972652                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           25                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       919367                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       890499                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        28868                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1612                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     15921061                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       287196                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     16599357                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.619400                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.258676                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     12554481     75.63%     75.63% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1231198      7.42%     83.05% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       923039      5.56%     88.61% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       358191      2.16%     90.77% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1532448      9.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     16599357                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10012038                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10281641                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3451582                       # Number of memory references committed
system.switch_cpus.commit.loads               2811369                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2698479                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8240714                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        279703                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6794553     66.08%     66.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        24465      0.24%     66.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        11041      0.11%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2811369     27.34%     93.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       640213      6.23%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10281641                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1532448                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1033270                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      13479946                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           5675729                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        677561                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         287500                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      2919765                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             6                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       29989301                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       1691798                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       203759                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               35009699                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             9464161                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      5256842                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              20662741                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          575012                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           6732420                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            15                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     21154006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.701906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.472542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         11717312     55.39%     55.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          1498383      7.08%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          1883725      8.90%     71.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          1852806      8.76%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          1790090      8.46%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           128931      0.61%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           132401      0.63%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           624410      2.95%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1525948      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     21154006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.447393                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.654991                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              230615                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         4606385                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         860531                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          932                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         191029                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   8461602400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         287500                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1895520                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        11498375                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           5456169                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       2016442                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       27746466                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        859693                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        122373                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         709112                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           1842                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents             79                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      1480447                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     33601286                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            47251967                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         29829272                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              169                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups           13                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps      12421410                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         21179874                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2507032                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 41269611                       # The number of ROB reads
system.switch_cpus.rob.writes                56979181                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10269604                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            476999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        96509                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       422635                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          218689                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            43491                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33031                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33031                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             8                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       476993                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           16                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1530068                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1530084                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    130565632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              130566656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          271302                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1167616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           781334                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001730                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041562                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 779982     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1352      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             781334                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8461602400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1224058398                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             16000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1020044000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
