Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Aug 15 15:12:37 2023
| Host         : Dilay running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file serialport_timing_summary_routed.rpt -pb serialport_timing_summary_routed.pb -rpx serialport_timing_summary_routed.rpx -warn_on_violation
| Design       : serialport
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_UART_RX_CTRL_BT/DATA_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.786        0.000                      0                  576        0.165        0.000                      0                  576        4.500        0.000                       0                   235  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.786        0.000                      0                  576        0.165        0.000                      0                  576        4.500        0.000                       0                   235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.086ns (22.942%)  route 3.648ns (77.058%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.615     5.136    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  inst_UART_RX_CTRL_BT/count_reg[0]/Q
                         net (fo=7, routed)           1.028     6.682    inst_UART_RX_CTRL_BT/count_reg_n_0_[0]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  inst_UART_RX_CTRL_BT/count[31]_i_13__0/O
                         net (fo=1, routed)           0.558     7.365    inst_UART_RX_CTRL_BT/count[31]_i_13__0_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.118     7.483 f  inst_UART_RX_CTRL_BT/count[31]_i_5__0/O
                         net (fo=1, routed)           1.021     8.504    inst_UART_RX_CTRL_BT/count[31]_i_5__0_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.326     8.830 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          1.040     9.870    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.506    14.847    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[29]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.656    inst_UART_RX_CTRL_BT/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.086ns (22.942%)  route 3.648ns (77.058%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.615     5.136    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  inst_UART_RX_CTRL_BT/count_reg[0]/Q
                         net (fo=7, routed)           1.028     6.682    inst_UART_RX_CTRL_BT/count_reg_n_0_[0]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  inst_UART_RX_CTRL_BT/count[31]_i_13__0/O
                         net (fo=1, routed)           0.558     7.365    inst_UART_RX_CTRL_BT/count[31]_i_13__0_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.118     7.483 f  inst_UART_RX_CTRL_BT/count[31]_i_5__0/O
                         net (fo=1, routed)           1.021     8.504    inst_UART_RX_CTRL_BT/count[31]_i_5__0_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.326     8.830 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          1.040     9.870    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.506    14.847    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[30]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.656    inst_UART_RX_CTRL_BT/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.086ns (22.942%)  route 3.648ns (77.058%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.615     5.136    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  inst_UART_RX_CTRL_BT/count_reg[0]/Q
                         net (fo=7, routed)           1.028     6.682    inst_UART_RX_CTRL_BT/count_reg_n_0_[0]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  inst_UART_RX_CTRL_BT/count[31]_i_13__0/O
                         net (fo=1, routed)           0.558     7.365    inst_UART_RX_CTRL_BT/count[31]_i_13__0_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.118     7.483 f  inst_UART_RX_CTRL_BT/count[31]_i_5__0/O
                         net (fo=1, routed)           1.021     8.504    inst_UART_RX_CTRL_BT/count[31]_i_5__0_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.326     8.830 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          1.040     9.870    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.506    14.847    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[31]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.656    inst_UART_RX_CTRL_BT/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.086ns (23.633%)  route 3.509ns (76.367%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.615     5.136    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  inst_UART_RX_CTRL_BT/count_reg[0]/Q
                         net (fo=7, routed)           1.028     6.682    inst_UART_RX_CTRL_BT/count_reg_n_0_[0]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  inst_UART_RX_CTRL_BT/count[31]_i_13__0/O
                         net (fo=1, routed)           0.558     7.365    inst_UART_RX_CTRL_BT/count[31]_i_13__0_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.118     7.483 f  inst_UART_RX_CTRL_BT/count[31]_i_5__0/O
                         net (fo=1, routed)           1.021     8.504    inst_UART_RX_CTRL_BT/count[31]_i_5__0_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.326     8.830 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          0.901     9.732    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.505    14.846    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[25]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.655    inst_UART_RX_CTRL_BT/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.086ns (23.633%)  route 3.509ns (76.367%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.615     5.136    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  inst_UART_RX_CTRL_BT/count_reg[0]/Q
                         net (fo=7, routed)           1.028     6.682    inst_UART_RX_CTRL_BT/count_reg_n_0_[0]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  inst_UART_RX_CTRL_BT/count[31]_i_13__0/O
                         net (fo=1, routed)           0.558     7.365    inst_UART_RX_CTRL_BT/count[31]_i_13__0_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.118     7.483 f  inst_UART_RX_CTRL_BT/count[31]_i_5__0/O
                         net (fo=1, routed)           1.021     8.504    inst_UART_RX_CTRL_BT/count[31]_i_5__0_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.326     8.830 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          0.901     9.732    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.505    14.846    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[26]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.655    inst_UART_RX_CTRL_BT/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.086ns (23.633%)  route 3.509ns (76.367%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.615     5.136    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  inst_UART_RX_CTRL_BT/count_reg[0]/Q
                         net (fo=7, routed)           1.028     6.682    inst_UART_RX_CTRL_BT/count_reg_n_0_[0]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  inst_UART_RX_CTRL_BT/count[31]_i_13__0/O
                         net (fo=1, routed)           0.558     7.365    inst_UART_RX_CTRL_BT/count[31]_i_13__0_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.118     7.483 f  inst_UART_RX_CTRL_BT/count[31]_i_5__0/O
                         net (fo=1, routed)           1.021     8.504    inst_UART_RX_CTRL_BT/count[31]_i_5__0_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.326     8.830 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          0.901     9.732    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.505    14.846    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[27]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.655    inst_UART_RX_CTRL_BT/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.086ns (23.633%)  route 3.509ns (76.367%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.615     5.136    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  inst_UART_RX_CTRL_BT/count_reg[0]/Q
                         net (fo=7, routed)           1.028     6.682    inst_UART_RX_CTRL_BT/count_reg_n_0_[0]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  inst_UART_RX_CTRL_BT/count[31]_i_13__0/O
                         net (fo=1, routed)           0.558     7.365    inst_UART_RX_CTRL_BT/count[31]_i_13__0_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.118     7.483 f  inst_UART_RX_CTRL_BT/count[31]_i_5__0/O
                         net (fo=1, routed)           1.021     8.504    inst_UART_RX_CTRL_BT/count[31]_i_5__0_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.326     8.830 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          0.901     9.732    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.505    14.846    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[28]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.655    inst_UART_RX_CTRL_BT/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.086ns (24.351%)  route 3.374ns (75.649%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.615     5.136    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  inst_UART_RX_CTRL_BT/count_reg[0]/Q
                         net (fo=7, routed)           1.028     6.682    inst_UART_RX_CTRL_BT/count_reg_n_0_[0]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  inst_UART_RX_CTRL_BT/count[31]_i_13__0/O
                         net (fo=1, routed)           0.558     7.365    inst_UART_RX_CTRL_BT/count[31]_i_13__0_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.118     7.483 f  inst_UART_RX_CTRL_BT/count[31]_i_5__0/O
                         net (fo=1, routed)           1.021     8.504    inst_UART_RX_CTRL_BT/count[31]_i_5__0_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.326     8.830 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          0.766     9.596    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.500    14.841    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[10]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.637    inst_UART_RX_CTRL_BT/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.086ns (24.351%)  route 3.374ns (75.649%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.615     5.136    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  inst_UART_RX_CTRL_BT/count_reg[0]/Q
                         net (fo=7, routed)           1.028     6.682    inst_UART_RX_CTRL_BT/count_reg_n_0_[0]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  inst_UART_RX_CTRL_BT/count[31]_i_13__0/O
                         net (fo=1, routed)           0.558     7.365    inst_UART_RX_CTRL_BT/count[31]_i_13__0_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.118     7.483 f  inst_UART_RX_CTRL_BT/count[31]_i_5__0/O
                         net (fo=1, routed)           1.021     8.504    inst_UART_RX_CTRL_BT/count[31]_i_5__0_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.326     8.830 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          0.766     9.596    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.500    14.841    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[11]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.637    inst_UART_RX_CTRL_BT/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL_BT/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.086ns (24.351%)  route 3.374ns (75.649%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.615     5.136    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  inst_UART_RX_CTRL_BT/count_reg[0]/Q
                         net (fo=7, routed)           1.028     6.682    inst_UART_RX_CTRL_BT/count_reg_n_0_[0]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  inst_UART_RX_CTRL_BT/count[31]_i_13__0/O
                         net (fo=1, routed)           0.558     7.365    inst_UART_RX_CTRL_BT/count[31]_i_13__0_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.118     7.483 f  inst_UART_RX_CTRL_BT/count[31]_i_5__0/O
                         net (fo=1, routed)           1.021     8.504    inst_UART_RX_CTRL_BT/count[31]_i_5__0_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.326     8.830 r  inst_UART_RX_CTRL_BT/count[31]_i_1/O
                         net (fo=31, routed)          0.766     9.596    inst_UART_RX_CTRL_BT/count[31]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.500    14.841    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  inst_UART_RX_CTRL_BT/count_reg[12]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.637    inst_UART_RX_CTRL_BT/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL_BT/byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.582     1.465    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  inst_UART_RX_CTRL_BT/byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  inst_UART_RX_CTRL_BT/byte_reg[0]/Q
                         net (fo=1, routed)           0.107     1.713    inst_UART_RX_CTRL_BT/byte_reg_n_0_[0]
    SLICE_X0Y24          FDRE                                         r  inst_UART_RX_CTRL_BT/DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.850     1.977    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  inst_UART_RX_CTRL_BT/DATA_reg[0]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.070     1.548    inst_UART_RX_CTRL_BT/DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_data_out_bt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_TX_CTRL_BT/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  uart_data_out_bt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uart_data_out_bt_reg[2]/Q
                         net (fo=1, routed)           0.113     1.720    inst_UART_TX_CTRL_BT/Q[2]
    SLICE_X4Y68          FDRE                                         r  inst_UART_TX_CTRL_BT/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.853     1.980    inst_UART_TX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  inst_UART_TX_CTRL_BT/txData_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y68          FDRE (Hold_fdre_C_D)         0.070     1.551    inst_UART_TX_CTRL_BT/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_data_out_bt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_TX_CTRL_BT/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  uart_data_out_bt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uart_data_out_bt_reg[0]/Q
                         net (fo=1, routed)           0.119     1.727    inst_UART_TX_CTRL_BT/Q[0]
    SLICE_X4Y68          FDRE                                         r  inst_UART_TX_CTRL_BT/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.853     1.980    inst_UART_TX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  inst_UART_TX_CTRL_BT/txData_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y68          FDRE (Hold_fdre_C_D)         0.070     1.551    inst_UART_TX_CTRL_BT/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL/byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL/DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.278%)  route 0.124ns (46.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.583     1.466    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  inst_UART_RX_CTRL/byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  inst_UART_RX_CTRL/byte_reg[3]/Q
                         net (fo=2, routed)           0.124     1.731    inst_UART_RX_CTRL/p_1_in[2]
    SLICE_X6Y69          FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.851     1.979    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[3]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y69          FDRE (Hold_fdre_C_D)         0.076     1.555    inst_UART_RX_CTRL/DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inst_UART_TX_CTRL_BT/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_TX_CTRL_BT/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.471%)  route 0.132ns (41.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.586     1.469    inst_UART_TX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  inst_UART_TX_CTRL_BT/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  inst_UART_TX_CTRL_BT/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.132     1.742    inst_UART_TX_CTRL_BT/bitIndex_reg[2]
    SLICE_X2Y69          LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  inst_UART_TX_CTRL_BT/txBit_i_3__0/O
                         net (fo=1, routed)           0.000     1.787    inst_UART_TX_CTRL_BT/txBit_i_3__0_n_0
    SLICE_X2Y69          FDSE                                         r  inst_UART_TX_CTRL_BT/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.853     1.981    inst_UART_TX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X2Y69          FDSE                                         r  inst_UART_TX_CTRL_BT/txBit_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y69          FDSE (Hold_fdse_C_D)         0.120     1.602    inst_UART_TX_CTRL_BT/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL/byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL/DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.582     1.465    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  inst_UART_RX_CTRL/byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  inst_UART_RX_CTRL/byte_reg[4]/Q
                         net (fo=2, routed)           0.110     1.739    inst_UART_RX_CTRL/p_1_in[3]
    SLICE_X6Y69          FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.851     1.979    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[4]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y69          FDRE (Hold_fdre_C_D)         0.060     1.540    inst_UART_RX_CTRL/DATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL/DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_out_bt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.562%)  route 0.102ns (38.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.583     1.466    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  inst_UART_RX_CTRL/DATA_reg[2]/Q
                         net (fo=1, routed)           0.102     1.733    DATA[2]
    SLICE_X4Y69          FDRE                                         r  uart_data_out_bt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.851     1.979    CLK_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  uart_data_out_bt_reg[2]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X4Y69          FDRE (Hold_fdre_C_D)         0.047     1.527    uart_data_out_bt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL/DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_out_bt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.526%)  route 0.103ns (38.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.583     1.466    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  inst_UART_RX_CTRL/DATA_reg[1]/Q
                         net (fo=1, routed)           0.103     1.733    DATA[1]
    SLICE_X4Y69          FDRE                                         r  uart_data_out_bt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.851     1.979    CLK_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  uart_data_out_bt_reg[1]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X4Y69          FDRE (Hold_fdre_C_D)         0.047     1.527    uart_data_out_bt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL/byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL/DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.582     1.465    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  inst_UART_RX_CTRL/byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  inst_UART_RX_CTRL/byte_reg[6]/Q
                         net (fo=2, routed)           0.122     1.751    inst_UART_RX_CTRL/p_1_in[5]
    SLICE_X6Y69          FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.851     1.979    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[6]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y69          FDRE (Hold_fdre_C_D)         0.064     1.544    inst_UART_RX_CTRL/DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL_BT/byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL_BT/byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.068%)  route 0.115ns (44.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.582     1.465    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  inst_UART_RX_CTRL_BT/byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  inst_UART_RX_CTRL_BT/byte_reg[3]/Q
                         net (fo=2, routed)           0.115     1.721    inst_UART_RX_CTRL_BT/p_1_in__0[2]
    SLICE_X3Y24          FDRE                                         r  inst_UART_RX_CTRL_BT/byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.850     1.977    inst_UART_RX_CTRL_BT/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  inst_UART_RX_CTRL_BT/byte_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.047     1.512    inst_UART_RX_CTRL_BT/byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    FSM_sequential_SEND_STATE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    FSM_sequential_SEND_STATE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25    FSM_sequential_TAKE_STATE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25    FSM_sequential_TAKE_STATE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y69    inst_UART_RX_CTRL/DATA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y69    inst_UART_RX_CTRL/DATA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y69    inst_UART_RX_CTRL/byte_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y69    inst_UART_RX_CTRL/byte_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y70    inst_UART_RX_CTRL/byte_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    FSM_sequential_TAKE_STATE_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    FSM_sequential_TAKE_STATE_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    inst_UART_RX_CTRL/count_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    inst_UART_RX_CTRL/count_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    inst_UART_RX_CTRL/count_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    inst_UART_RX_CTRL/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68    inst_UART_RX_CTRL/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68    inst_UART_RX_CTRL/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68    inst_UART_RX_CTRL/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68    inst_UART_RX_CTRL/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    FSM_sequential_SEND_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    FSM_sequential_SEND_STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    FSM_sequential_TAKE_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    FSM_sequential_TAKE_STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67    inst_UART_RX_CTRL/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    inst_UART_RX_CTRL/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    inst_UART_RX_CTRL/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    inst_UART_RX_CTRL/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    inst_UART_RX_CTRL/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    inst_UART_RX_CTRL/count_reg[25]/C



