# Design: Design jpeg_data_writer already active.
# 
alog -O2 -sve -msg 5 -sv2k12 -work jpeg_data_writer $dsn/src/tb_jpeg_data_writer.v $dsn/src/jpeg_data_writer.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Info: VCP2876 tb_jpeg_data_writer.v : (15, 25): Implicit net declaration, symbol reset_n has not been declared in module tb_jpeg_data_writer.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 tb_jpeg_data_writer.v : (29, 18): reset_n is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_jpeg_data_writer.v : (33, 26): valid_cnt is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_jpeg_data_writer.v : (35, 18): reset_n is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_jpeg_data_writer.v : (44, 32): valid_cnt is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_jpeg_data_writer.v : (47, 44): valid_cnt is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_jpeg_data_writer.v : (49, 34): valid_cnt is not a valid left-hand side of a procedural assignment.
# Compile failure 6 Errors 0 Warnings  Analysis time: 1[s].
# DESIGN: Default Design Language: VERILOG
# DESIGN: Default BDE Language: VERILOG
# DESIGN: Flow Manager: Not Defined
alog -O2 -sve -msg 5 -sv2k12 -work jpeg_data_writer $dsn/src/tb_jpeg_data_writer.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 tb_jpeg_data_writer.v : (33, 26): valid_cnt is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_jpeg_data_writer.v : (44, 32): valid_cnt is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_jpeg_data_writer.v : (47, 44): valid_cnt is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 tb_jpeg_data_writer.v : (49, 34): valid_cnt is not a valid left-hand side of a procedural assignment.
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work jpeg_data_writer $dsn/src/tb_jpeg_data_writer.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: tb_jpeg_data_writer.
# $root top modules: tb_jpeg_data_writer.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work jpeg_data_writer $dsn/src/jpeg_data_writer.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP2905 jpeg_data_writer.v : (76, 1): Expression '2'h1' yields a value that is a duplicate of another case item expression.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: tb_jpeg_data_writer.
# Compile success 0 Errors 1 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work jpeg_data_writer $dsn/src/jpeg_data_writer.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: tb_jpeg_data_writer.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r tb_jpeg_data_writer
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.8 [s]
# SLP: Finished : 1.9 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 32 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 2.9 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5535 kB (elbread=1280 elab2=4110 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\sim\jpeg_data_writer\jpeg_data_writer\src\wave.asdb
#  15:40, 07 April 2018
#  Simulation has been initialized
# add wave -noreg {/tb_jpeg_data_writer/clk}
# add wave -noreg {/tb_jpeg_data_writer/reset_n}
# add wave -noreg {/tb_jpeg_data_writer/je_valid}
# add wave -noreg {/tb_jpeg_data_writer/je_done}
# add wave -noreg {/tb_jpeg_data_writer/je_data}
# add wave -noreg {/tb_jpeg_data_writer/addr}
# add wave -noreg {/tb_jpeg_data_writer/data}
# add wave -noreg {/tb_jpeg_data_writer/we}
# add wave -noreg {/tb_jpeg_data_writer/valid_cnt}
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/jpeg_data_writer/jpeg_data_writer/src/wave.asdb'.
# add wave -noreg {/tb_jpeg_data_writer/dut/addr_lsb}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_cnt}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_cnt}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_idx}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_x}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_idx}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_y}
# add wave -noreg {/tb_jpeg_data_writer/dut/addr_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/data_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/we_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_max}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_max}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_col}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_row}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_blk}
# add wave -noreg {/tb_jpeg_data_writer/dut/clk}
# add wave -noreg {/tb_jpeg_data_writer/dut/reset_n}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_valid}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_data}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_done}
# add wave -noreg {/tb_jpeg_data_writer/dut/addr}
# add wave -noreg {/tb_jpeg_data_writer/dut/data}
# add wave -noreg {/tb_jpeg_data_writer/dut/we}
# 23 signal(s) traced.
run 1 us
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work jpeg_data_writer $dsn/src/jpeg_data_writer.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: tb_jpeg_data_writer.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r tb_jpeg_data_writer
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.5 [s]
# SLP: Finished : 1.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 32 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5535 kB (elbread=1280 elab2=4110 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\sim\jpeg_data_writer\jpeg_data_writer\src\wave.asdb
#  15:50, 07 April 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/jpeg_data_writer/jpeg_data_writer/src/wave.asdb'.
# add wave -noreg {/tb_jpeg_data_writer/clk}
# add wave -noreg {/tb_jpeg_data_writer/reset_n}
# add wave -noreg {/tb_jpeg_data_writer/je_valid}
# add wave -noreg {/tb_jpeg_data_writer/je_done}
# add wave -noreg {/tb_jpeg_data_writer/je_data}
# add wave -noreg {/tb_jpeg_data_writer/addr}
# add wave -noreg {/tb_jpeg_data_writer/data}
# add wave -noreg {/tb_jpeg_data_writer/we}
# add wave -noreg {/tb_jpeg_data_writer/valid_cnt}
# 9 signal(s) traced.
# add wave -noreg {/tb_jpeg_data_writer/dut/addr_lsb}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_cnt}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_cnt}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_idx}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_x}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_idx}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_y}
# add wave -noreg {/tb_jpeg_data_writer/dut/addr_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/data_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/we_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_max}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_max}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_col}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_row}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_blk}
# add wave -noreg {/tb_jpeg_data_writer/dut/clk}
# add wave -noreg {/tb_jpeg_data_writer/dut/reset_n}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_valid}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_data}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_done}
# add wave -noreg {/tb_jpeg_data_writer/dut/addr}
# add wave -noreg {/tb_jpeg_data_writer/dut/data}
# add wave -noreg {/tb_jpeg_data_writer/dut/we}
# 23 signal(s) traced.
run 1 us
# KERNEL: stopped at time: 1 us
run 99 us
# KERNEL: stopped at time: 100 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work jpeg_data_writer $dsn/src/tb_jpeg_data_writer.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module jpeg_data_writer found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_jpeg_data_writer.
# $root top modules: tb_jpeg_data_writer.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r tb_jpeg_data_writer
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.5 [s]
# SLP: Finished : 1.6 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 32 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.7 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5535 kB (elbread=1280 elab2=4110 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\sim\jpeg_data_writer\jpeg_data_writer\src\wave.asdb
#  15:55, 07 April 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/jpeg_data_writer/jpeg_data_writer/src/wave.asdb'.
# add wave -noreg {/tb_jpeg_data_writer/dut/addr_lsb}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_cnt}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_cnt}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_idx}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_x}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_idx}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_y}
# add wave -noreg {/tb_jpeg_data_writer/dut/addr_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/data_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/we_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_max}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_max}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_col}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_row}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_blk}
# add wave -noreg {/tb_jpeg_data_writer/dut/clk}
# add wave -noreg {/tb_jpeg_data_writer/dut/reset_n}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_valid}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_data}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_done}
# add wave -noreg {/tb_jpeg_data_writer/dut/addr}
# add wave -noreg {/tb_jpeg_data_writer/dut/data}
# add wave -noreg {/tb_jpeg_data_writer/dut/we}
# 23 signal(s) traced.
# add wave -noreg {/tb_jpeg_data_writer/clk}
# add wave -noreg {/tb_jpeg_data_writer/reset_n}
# add wave -noreg {/tb_jpeg_data_writer/je_valid}
# add wave -noreg {/tb_jpeg_data_writer/je_done}
# add wave -noreg {/tb_jpeg_data_writer/je_data}
# add wave -noreg {/tb_jpeg_data_writer/addr}
# add wave -noreg {/tb_jpeg_data_writer/data}
# add wave -noreg {/tb_jpeg_data_writer/we}
# add wave -noreg {/tb_jpeg_data_writer/valid_cnt}
# 9 signal(s) traced.
run 100 us
# KERNEL: stopped at time: 100 us
run 100 us
# KERNEL: stopped at time: 200 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work jpeg_data_writer $dsn/src/jpeg_data_writer.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: tb_jpeg_data_writer.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r tb_jpeg_data_writer
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.4 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 32 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.5 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5535 kB (elbread=1280 elab2=4110 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\sim\jpeg_data_writer\jpeg_data_writer\src\wave.asdb
#  16:04, 07 April 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/jpeg_data_writer/jpeg_data_writer/src/wave.asdb'.
# add wave -noreg {/tb_jpeg_data_writer/dut/addr_lsb}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_cnt}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_cnt}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_idx}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_x}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_idx}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_y}
# add wave -noreg {/tb_jpeg_data_writer/dut/addr_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/data_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/we_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_max}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_max}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_col}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_row}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_blk}
# add wave -noreg {/tb_jpeg_data_writer/dut/clk}
# add wave -noreg {/tb_jpeg_data_writer/dut/reset_n}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_valid}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_data}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_done}
# add wave -noreg {/tb_jpeg_data_writer/dut/addr}
# add wave -noreg {/tb_jpeg_data_writer/dut/data}
# add wave -noreg {/tb_jpeg_data_writer/dut/we}
# 23 signal(s) traced.
# add wave -noreg {/tb_jpeg_data_writer/clk}
# add wave -noreg {/tb_jpeg_data_writer/reset_n}
# add wave -noreg {/tb_jpeg_data_writer/je_valid}
# add wave -noreg {/tb_jpeg_data_writer/je_done}
# add wave -noreg {/tb_jpeg_data_writer/je_data}
# add wave -noreg {/tb_jpeg_data_writer/addr}
# add wave -noreg {/tb_jpeg_data_writer/data}
# add wave -noreg {/tb_jpeg_data_writer/we}
# add wave -noreg {/tb_jpeg_data_writer/valid_cnt}
# 9 signal(s) traced.
run 100 us
# KERNEL: stopped at time: 100 us
run 100 us
# KERNEL: stopped at time: 200 us
run 100 us
# KERNEL: stopped at time: 300 us
run 100 us
# KERNEL: stopped at time: 400 us
run 100 us
# KERNEL: stopped at time: 500 us
run 100 us
# KERNEL: stopped at time: 600 us
run 100 us
# KERNEL: stopped at time: 700 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work jpeg_data_writer $dsn/src/jpeg_data_writer.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: tb_jpeg_data_writer.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r tb_jpeg_data_writer
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.4 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 32 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5535 kB (elbread=1280 elab2=4110 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\sim\jpeg_data_writer\jpeg_data_writer\src\wave.asdb
#  16:21, 07 April 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/jpeg_data_writer/jpeg_data_writer/src/wave.asdb'.
# add wave -noreg {/tb_jpeg_data_writer/dut/addr_lsb}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_cnt}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_cnt}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_idx}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_x}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_idx}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_y}
# add wave -noreg {/tb_jpeg_data_writer/dut/addr_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/data_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/we_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_max}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_max}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_col}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_row}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_blk}
# add wave -noreg {/tb_jpeg_data_writer/dut/clk}
# add wave -noreg {/tb_jpeg_data_writer/dut/reset_n}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_valid}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_data}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_done}
# add wave -noreg {/tb_jpeg_data_writer/dut/addr}
# add wave -noreg {/tb_jpeg_data_writer/dut/data}
# add wave -noreg {/tb_jpeg_data_writer/dut/we}
# 23 signal(s) traced.
# add wave -noreg {/tb_jpeg_data_writer/clk}
# add wave -noreg {/tb_jpeg_data_writer/reset_n}
# add wave -noreg {/tb_jpeg_data_writer/je_valid}
# add wave -noreg {/tb_jpeg_data_writer/je_done}
# add wave -noreg {/tb_jpeg_data_writer/je_data}
# add wave -noreg {/tb_jpeg_data_writer/addr}
# add wave -noreg {/tb_jpeg_data_writer/data}
# add wave -noreg {/tb_jpeg_data_writer/we}
# add wave -noreg {/tb_jpeg_data_writer/valid_cnt}
# 9 signal(s) traced.
run 100 us
# KERNEL: stopped at time: 100 us
run 100 us
# KERNEL: stopped at time: 200 us
run 100 us
# KERNEL: stopped at time: 300 us
run 100 us
# KERNEL: stopped at time: 400 us
run 100 us
# KERNEL: stopped at time: 500 us
run 100 us
# KERNEL: stopped at time: 600 us
run 100 us
# KERNEL: stopped at time: 700 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work jpeg_data_writer $dsn/src/tb_jpeg_data_writer.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module jpeg_data_writer found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_jpeg_data_writer.
# $root top modules: tb_jpeg_data_writer.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r tb_jpeg_data_writer
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.6 [s]
# SLP: Finished : 1.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 32 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.9 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5535 kB (elbread=1280 elab2=4110 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\sim\jpeg_data_writer\jpeg_data_writer\src\wave.asdb
#  16:27, 07 April 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/upwork/gnarly_grey/GitHub/JPEG_Encoder/rtl_conversion/sim/jpeg_data_writer/jpeg_data_writer/src/wave.asdb'.
# add wave -noreg {/tb_jpeg_data_writer/dut/addr_lsb}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_cnt}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_cnt}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_idx}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_x}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_idx}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_y}
# add wave -noreg {/tb_jpeg_data_writer/dut/addr_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/data_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/we_reg}
# add wave -noreg {/tb_jpeg_data_writer/dut/col_max}
# add wave -noreg {/tb_jpeg_data_writer/dut/row_max}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_col}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_row}
# add wave -noreg {/tb_jpeg_data_writer/dut/chg_blk}
# add wave -noreg {/tb_jpeg_data_writer/dut/clk}
# add wave -noreg {/tb_jpeg_data_writer/dut/reset_n}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_valid}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_data}
# add wave -noreg {/tb_jpeg_data_writer/dut/je_done}
# add wave -noreg {/tb_jpeg_data_writer/dut/addr}
# add wave -noreg {/tb_jpeg_data_writer/dut/data}
# add wave -noreg {/tb_jpeg_data_writer/dut/we}
# 23 signal(s) traced.
# add wave -noreg {/tb_jpeg_data_writer/clk}
# add wave -noreg {/tb_jpeg_data_writer/reset_n}
# add wave -noreg {/tb_jpeg_data_writer/je_valid}
# add wave -noreg {/tb_jpeg_data_writer/je_done}
# add wave -noreg {/tb_jpeg_data_writer/je_data}
# add wave -noreg {/tb_jpeg_data_writer/addr}
# add wave -noreg {/tb_jpeg_data_writer/data}
# add wave -noreg {/tb_jpeg_data_writer/we}
# add wave -noreg {/tb_jpeg_data_writer/valid_cnt}
# 9 signal(s) traced.
run 100 us
# KERNEL: stopped at time: 100 us
run 100 us
# KERNEL: stopped at time: 200 us
run 100 us
# KERNEL: stopped at time: 300 us
run 100 us
# KERNEL: stopped at time: 400 us
run 100 us
# KERNEL: stopped at time: 500 us
run 100 us
# KERNEL: stopped at time: 600 us
run 100 us
# KERNEL: stopped at time: 700 us
endsim
# VSIM: Simulation has finished.
