Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Mar 19 04:40:25 2023
| Host         : amass-MacBookPro running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.593     -317.791                    424                58033        0.049        0.000                      0                58033        0.264        0.000                       0                 20367  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clock_divider/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_31_5_clk_wiz_0        {0.000 15.873}       31.746          31.500          
  clkfbout_clk_wiz_0        {0.000 20.000}       40.000          25.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clkout0                   {0.000 2.500}        5.000           200.000         
  clkout1                   {0.000 5.000}        10.000          100.000         
    clk_core                {0.000 10.000}       20.000          50.000          
    clkfb                   {0.000 5.000}        10.000          100.000         
  clkout2                   {0.000 2.500}        5.000           200.000         
  clkout3                   {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb       {0.000 5.000}        10.000          100.000         
tck_dmi                     {0.000 50.000}       100.000         10.000          
tck_dtmcs                   {0.000 50.000}       100.000         10.000          
tck_idcode                  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_31_5_clk_wiz_0             11.948        0.000                      0                 1713        0.155        0.000                      0                 1713       15.373        0.000                       0                   409  
  clkfbout_clk_wiz_0                                                                                                                                                         37.845        0.000                       0                     3  
sys_clk_pin                       8.732        0.000                      0                    7        0.180        0.000                      0                    7        3.000        0.000                       0                     9  
  clkout0                         1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                         0.214        0.000                      0                 8622        0.076        0.000                      0                 8622        3.000        0.000                       0                  3182  
    clk_core                     -0.626      -96.928                    412                31741        0.059        0.000                      0                31741        8.750        0.000                       0                 16553  
    clkfb                                                                                                                                                                     8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                     2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                     2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                         8.751        0.000                       0                     2  
tck_dmi                          98.551        0.000                      0                   31        0.158        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                        98.007        0.000                      0                   81        0.154        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                       98.737        0.000                      0                    1        0.336        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            clk_31_5_clk_wiz_0      -18.593     -220.863                     12                   12        4.957        0.000                      0                   12  
clk_core            clkout1                   1.113        0.000                      0                  155        1.040        0.000                      0                  155  
clkout1             clk_core                  2.674        0.000                      0                   91        0.049        0.000                      0                   91  
tck_dtmcs           clk_core                 12.973        0.000                      0                    2        1.146        0.000                      0                    2  
clk_core            tck_dtmcs                10.666        0.000                      0                   32        1.641        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 2.827        0.000                      0                15475        0.318        0.000                      0                15475  
**async_default**  clkout1            clkout1                  3.698        0.000                      0                  326        0.861        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_divider/inst/clk_in1
  To Clock:  clock_divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5_clk_wiz_0
  To Clock:  clk_31_5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 2.180ns (11.422%)  route 16.906ns (88.578%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X42Y54         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/Q
                         net (fo=118, routed)         9.968     8.099    swervolf/vga/A_gang/vga_r_reg_reg[3]_i_1007
    SLICE_X86Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.223 r  swervolf/vga/A_gang/vga_r_reg[3]_i_2441/O
                         net (fo=1, routed)           0.000     8.223    swervolf/vga/dtg/vga_r_reg_reg[3]_i_319_0[0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.621 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     8.621    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.892 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_319/CO[0]
                         net (fo=2, routed)           1.689    10.581    swervolf/vga/alien_pix513_out
    SLICE_X62Y70         LUT4 (Prop_lut4_I1_O)        0.373    10.954 f  swervolf/vga/vga_r_reg[3]_i_241/O
                         net (fo=1, routed)           1.514    12.468    swervolf/vga/A_gang/vga_r_reg[3]_i_13_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.592 f  swervolf/vga/A_gang/vga_r_reg[3]_i_57/O
                         net (fo=1, routed)           1.530    14.122    swervolf/vga/dtg/vga_r_reg[3]_i_3_5
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.246 f  swervolf/vga/dtg/vga_r_reg[3]_i_13/O
                         net (fo=1, routed)           0.583    14.829    swervolf/vga/dtg/vga_r_reg[3]_i_13_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.953 f  swervolf/vga/dtg/vga_r_reg[3]_i_3/O
                         net (fo=1, routed)           0.958    15.911    swervolf/vga/dtg/vga_r_reg[3]_i_3_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.035 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          0.664    16.699    swervolf/vga/dtg_n_45
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/C
                         clock pessimism              0.489    29.313    
                         clock uncertainty           -0.142    29.171    
    SLICE_X50Y59         FDRE (Setup_fdre_C_R)       -0.524    28.647    swervolf/vga/vga_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 2.180ns (11.422%)  route 16.906ns (88.578%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X42Y54         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/Q
                         net (fo=118, routed)         9.968     8.099    swervolf/vga/A_gang/vga_r_reg_reg[3]_i_1007
    SLICE_X86Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.223 r  swervolf/vga/A_gang/vga_r_reg[3]_i_2441/O
                         net (fo=1, routed)           0.000     8.223    swervolf/vga/dtg/vga_r_reg_reg[3]_i_319_0[0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.621 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     8.621    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.892 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_319/CO[0]
                         net (fo=2, routed)           1.689    10.581    swervolf/vga/alien_pix513_out
    SLICE_X62Y70         LUT4 (Prop_lut4_I1_O)        0.373    10.954 f  swervolf/vga/vga_r_reg[3]_i_241/O
                         net (fo=1, routed)           1.514    12.468    swervolf/vga/A_gang/vga_r_reg[3]_i_13_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.592 f  swervolf/vga/A_gang/vga_r_reg[3]_i_57/O
                         net (fo=1, routed)           1.530    14.122    swervolf/vga/dtg/vga_r_reg[3]_i_3_5
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.246 f  swervolf/vga/dtg/vga_r_reg[3]_i_13/O
                         net (fo=1, routed)           0.583    14.829    swervolf/vga/dtg/vga_r_reg[3]_i_13_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.953 f  swervolf/vga/dtg/vga_r_reg[3]_i_3/O
                         net (fo=1, routed)           0.958    15.911    swervolf/vga/dtg/vga_r_reg[3]_i_3_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.035 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          0.664    16.699    swervolf/vga/dtg_n_45
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.489    29.313    
                         clock uncertainty           -0.142    29.171    
    SLICE_X50Y59         FDRE (Setup_fdre_C_R)       -0.524    28.647    swervolf/vga/vga_r_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 2.180ns (11.422%)  route 16.906ns (88.578%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X42Y54         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/Q
                         net (fo=118, routed)         9.968     8.099    swervolf/vga/A_gang/vga_r_reg_reg[3]_i_1007
    SLICE_X86Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.223 r  swervolf/vga/A_gang/vga_r_reg[3]_i_2441/O
                         net (fo=1, routed)           0.000     8.223    swervolf/vga/dtg/vga_r_reg_reg[3]_i_319_0[0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.621 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     8.621    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.892 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_319/CO[0]
                         net (fo=2, routed)           1.689    10.581    swervolf/vga/alien_pix513_out
    SLICE_X62Y70         LUT4 (Prop_lut4_I1_O)        0.373    10.954 f  swervolf/vga/vga_r_reg[3]_i_241/O
                         net (fo=1, routed)           1.514    12.468    swervolf/vga/A_gang/vga_r_reg[3]_i_13_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.592 f  swervolf/vga/A_gang/vga_r_reg[3]_i_57/O
                         net (fo=1, routed)           1.530    14.122    swervolf/vga/dtg/vga_r_reg[3]_i_3_5
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.246 f  swervolf/vga/dtg/vga_r_reg[3]_i_13/O
                         net (fo=1, routed)           0.583    14.829    swervolf/vga/dtg/vga_r_reg[3]_i_13_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.953 f  swervolf/vga/dtg/vga_r_reg[3]_i_3/O
                         net (fo=1, routed)           0.958    15.911    swervolf/vga/dtg/vga_r_reg[3]_i_3_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.035 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          0.664    16.699    swervolf/vga/dtg_n_45
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/C
                         clock pessimism              0.489    29.313    
                         clock uncertainty           -0.142    29.171    
    SLICE_X50Y59         FDRE (Setup_fdre_C_R)       -0.524    28.647    swervolf/vga/vga_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 2.180ns (11.422%)  route 16.906ns (88.578%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X42Y54         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/Q
                         net (fo=118, routed)         9.968     8.099    swervolf/vga/A_gang/vga_r_reg_reg[3]_i_1007
    SLICE_X86Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.223 r  swervolf/vga/A_gang/vga_r_reg[3]_i_2441/O
                         net (fo=1, routed)           0.000     8.223    swervolf/vga/dtg/vga_r_reg_reg[3]_i_319_0[0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.621 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     8.621    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.892 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_319/CO[0]
                         net (fo=2, routed)           1.689    10.581    swervolf/vga/alien_pix513_out
    SLICE_X62Y70         LUT4 (Prop_lut4_I1_O)        0.373    10.954 f  swervolf/vga/vga_r_reg[3]_i_241/O
                         net (fo=1, routed)           1.514    12.468    swervolf/vga/A_gang/vga_r_reg[3]_i_13_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.592 f  swervolf/vga/A_gang/vga_r_reg[3]_i_57/O
                         net (fo=1, routed)           1.530    14.122    swervolf/vga/dtg/vga_r_reg[3]_i_3_5
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.246 f  swervolf/vga/dtg/vga_r_reg[3]_i_13/O
                         net (fo=1, routed)           0.583    14.829    swervolf/vga/dtg/vga_r_reg[3]_i_13_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.953 f  swervolf/vga/dtg/vga_r_reg[3]_i_3/O
                         net (fo=1, routed)           0.958    15.911    swervolf/vga/dtg/vga_r_reg[3]_i_3_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.035 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          0.664    16.699    swervolf/vga/dtg_n_45
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.489    29.313    
                         clock uncertainty           -0.142    29.171    
    SLICE_X50Y59         FDRE (Setup_fdre_C_R)       -0.524    28.647    swervolf/vga/vga_r_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 2.180ns (11.422%)  route 16.906ns (88.578%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X42Y54         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/Q
                         net (fo=118, routed)         9.968     8.099    swervolf/vga/A_gang/vga_r_reg_reg[3]_i_1007
    SLICE_X86Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.223 r  swervolf/vga/A_gang/vga_r_reg[3]_i_2441/O
                         net (fo=1, routed)           0.000     8.223    swervolf/vga/dtg/vga_r_reg_reg[3]_i_319_0[0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.621 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     8.621    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.892 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_319/CO[0]
                         net (fo=2, routed)           1.689    10.581    swervolf/vga/alien_pix513_out
    SLICE_X62Y70         LUT4 (Prop_lut4_I1_O)        0.373    10.954 f  swervolf/vga/vga_r_reg[3]_i_241/O
                         net (fo=1, routed)           1.514    12.468    swervolf/vga/A_gang/vga_r_reg[3]_i_13_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.592 f  swervolf/vga/A_gang/vga_r_reg[3]_i_57/O
                         net (fo=1, routed)           1.530    14.122    swervolf/vga/dtg/vga_r_reg[3]_i_3_5
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.246 f  swervolf/vga/dtg/vga_r_reg[3]_i_13/O
                         net (fo=1, routed)           0.583    14.829    swervolf/vga/dtg/vga_r_reg[3]_i_13_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.953 f  swervolf/vga/dtg/vga_r_reg[3]_i_3/O
                         net (fo=1, routed)           0.958    15.911    swervolf/vga/dtg/vga_r_reg[3]_i_3_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.035 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          0.664    16.699    swervolf/vga/dtg_n_45
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.489    29.313    
                         clock uncertainty           -0.142    29.171    
    SLICE_X50Y59         FDRE (Setup_fdre_C_R)       -0.524    28.647    swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             12.038ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.995ns  (logic 2.180ns (11.476%)  route 16.815ns (88.524%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X42Y54         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/Q
                         net (fo=118, routed)         9.968     8.099    swervolf/vga/A_gang/vga_r_reg_reg[3]_i_1007
    SLICE_X86Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.223 r  swervolf/vga/A_gang/vga_r_reg[3]_i_2441/O
                         net (fo=1, routed)           0.000     8.223    swervolf/vga/dtg/vga_r_reg_reg[3]_i_319_0[0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.621 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     8.621    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.892 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_319/CO[0]
                         net (fo=2, routed)           1.689    10.581    swervolf/vga/alien_pix513_out
    SLICE_X62Y70         LUT4 (Prop_lut4_I1_O)        0.373    10.954 f  swervolf/vga/vga_r_reg[3]_i_241/O
                         net (fo=1, routed)           1.514    12.468    swervolf/vga/A_gang/vga_r_reg[3]_i_13_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.592 f  swervolf/vga/A_gang/vga_r_reg[3]_i_57/O
                         net (fo=1, routed)           1.530    14.122    swervolf/vga/dtg/vga_r_reg[3]_i_3_5
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.246 f  swervolf/vga/dtg/vga_r_reg[3]_i_13/O
                         net (fo=1, routed)           0.583    14.829    swervolf/vga/dtg/vga_r_reg[3]_i_13_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.953 f  swervolf/vga/dtg/vga_r_reg[3]_i_3/O
                         net (fo=1, routed)           0.958    15.911    swervolf/vga/dtg/vga_r_reg[3]_i_3_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.035 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          0.574    16.609    swervolf/vga/dtg_n_45
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/C
                         clock pessimism              0.489    29.313    
                         clock uncertainty           -0.142    29.171    
    SLICE_X50Y60         FDRE (Setup_fdre_C_R)       -0.524    28.647    swervolf/vga/vga_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                         -16.609    
  -------------------------------------------------------------------
                         slack                                 12.038    

Slack (MET) :             12.038ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.995ns  (logic 2.180ns (11.476%)  route 16.815ns (88.524%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X42Y54         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/Q
                         net (fo=118, routed)         9.968     8.099    swervolf/vga/A_gang/vga_r_reg_reg[3]_i_1007
    SLICE_X86Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.223 r  swervolf/vga/A_gang/vga_r_reg[3]_i_2441/O
                         net (fo=1, routed)           0.000     8.223    swervolf/vga/dtg/vga_r_reg_reg[3]_i_319_0[0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.621 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     8.621    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.892 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_319/CO[0]
                         net (fo=2, routed)           1.689    10.581    swervolf/vga/alien_pix513_out
    SLICE_X62Y70         LUT4 (Prop_lut4_I1_O)        0.373    10.954 f  swervolf/vga/vga_r_reg[3]_i_241/O
                         net (fo=1, routed)           1.514    12.468    swervolf/vga/A_gang/vga_r_reg[3]_i_13_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.592 f  swervolf/vga/A_gang/vga_r_reg[3]_i_57/O
                         net (fo=1, routed)           1.530    14.122    swervolf/vga/dtg/vga_r_reg[3]_i_3_5
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.246 f  swervolf/vga/dtg/vga_r_reg[3]_i_13/O
                         net (fo=1, routed)           0.583    14.829    swervolf/vga/dtg/vga_r_reg[3]_i_13_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.953 f  swervolf/vga/dtg/vga_r_reg[3]_i_3/O
                         net (fo=1, routed)           0.958    15.911    swervolf/vga/dtg/vga_r_reg[3]_i_3_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.035 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          0.574    16.609    swervolf/vga/dtg_n_45
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]/C
                         clock pessimism              0.489    29.313    
                         clock uncertainty           -0.142    29.171    
    SLICE_X50Y60         FDRE (Setup_fdre_C_R)       -0.524    28.647    swervolf/vga/vga_r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                         -16.609    
  -------------------------------------------------------------------
                         slack                                 12.038    

Slack (MET) :             12.038ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.995ns  (logic 2.180ns (11.476%)  route 16.815ns (88.524%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X42Y54         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/Q
                         net (fo=118, routed)         9.968     8.099    swervolf/vga/A_gang/vga_r_reg_reg[3]_i_1007
    SLICE_X86Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.223 r  swervolf/vga/A_gang/vga_r_reg[3]_i_2441/O
                         net (fo=1, routed)           0.000     8.223    swervolf/vga/dtg/vga_r_reg_reg[3]_i_319_0[0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.621 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     8.621    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.892 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_319/CO[0]
                         net (fo=2, routed)           1.689    10.581    swervolf/vga/alien_pix513_out
    SLICE_X62Y70         LUT4 (Prop_lut4_I1_O)        0.373    10.954 f  swervolf/vga/vga_r_reg[3]_i_241/O
                         net (fo=1, routed)           1.514    12.468    swervolf/vga/A_gang/vga_r_reg[3]_i_13_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.592 f  swervolf/vga/A_gang/vga_r_reg[3]_i_57/O
                         net (fo=1, routed)           1.530    14.122    swervolf/vga/dtg/vga_r_reg[3]_i_3_5
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.246 f  swervolf/vga/dtg/vga_r_reg[3]_i_13/O
                         net (fo=1, routed)           0.583    14.829    swervolf/vga/dtg/vga_r_reg[3]_i_13_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.953 f  swervolf/vga/dtg/vga_r_reg[3]_i_3/O
                         net (fo=1, routed)           0.958    15.911    swervolf/vga/dtg/vga_r_reg[3]_i_3_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.035 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          0.574    16.609    swervolf/vga/dtg_n_45
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.489    29.313    
                         clock uncertainty           -0.142    29.171    
    SLICE_X50Y60         FDRE (Setup_fdre_C_R)       -0.524    28.647    swervolf/vga/vga_r_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                         -16.609    
  -------------------------------------------------------------------
                         slack                                 12.038    

Slack (MET) :             12.043ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 2.180ns (11.422%)  route 16.906ns (88.578%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X42Y54         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/Q
                         net (fo=118, routed)         9.968     8.099    swervolf/vga/A_gang/vga_r_reg_reg[3]_i_1007
    SLICE_X86Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.223 r  swervolf/vga/A_gang/vga_r_reg[3]_i_2441/O
                         net (fo=1, routed)           0.000     8.223    swervolf/vga/dtg/vga_r_reg_reg[3]_i_319_0[0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.621 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     8.621    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.892 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_319/CO[0]
                         net (fo=2, routed)           1.689    10.581    swervolf/vga/alien_pix513_out
    SLICE_X62Y70         LUT4 (Prop_lut4_I1_O)        0.373    10.954 f  swervolf/vga/vga_r_reg[3]_i_241/O
                         net (fo=1, routed)           1.514    12.468    swervolf/vga/A_gang/vga_r_reg[3]_i_13_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.592 f  swervolf/vga/A_gang/vga_r_reg[3]_i_57/O
                         net (fo=1, routed)           1.530    14.122    swervolf/vga/dtg/vga_r_reg[3]_i_3_5
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.246 f  swervolf/vga/dtg/vga_r_reg[3]_i_13/O
                         net (fo=1, routed)           0.583    14.829    swervolf/vga/dtg/vga_r_reg[3]_i_13_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.953 f  swervolf/vga/dtg/vga_r_reg[3]_i_3/O
                         net (fo=1, routed)           0.958    15.911    swervolf/vga/dtg/vga_r_reg[3]_i_3_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.035 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          0.664    16.699    swervolf/vga/dtg_n_45
    SLICE_X51Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X51Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.489    29.313    
                         clock uncertainty           -0.142    29.171    
    SLICE_X51Y59         FDRE (Setup_fdre_C_R)       -0.429    28.742    swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         28.742    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                 12.043    

Slack (MET) :             12.043ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 2.180ns (11.422%)  route 16.906ns (88.578%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 28.824 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.635    -2.386    swervolf/vga/dtg/clk_31_5
    SLICE_X42Y54         FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  swervolf/vga/dtg/pixel_column_reg[7]_rep__3/Q
                         net (fo=118, routed)         9.968     8.099    swervolf/vga/A_gang/vga_r_reg_reg[3]_i_1007
    SLICE_X86Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.223 r  swervolf/vga/A_gang/vga_r_reg[3]_i_2441/O
                         net (fo=1, routed)           0.000     8.223    swervolf/vga/dtg/vga_r_reg_reg[3]_i_319_0[0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.621 r  swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005/CO[3]
                         net (fo=1, routed)           0.000     8.621    swervolf/vga/dtg/vga_r_reg_reg[3]_i_1005_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.892 f  swervolf/vga/dtg/vga_r_reg_reg[3]_i_319/CO[0]
                         net (fo=2, routed)           1.689    10.581    swervolf/vga/alien_pix513_out
    SLICE_X62Y70         LUT4 (Prop_lut4_I1_O)        0.373    10.954 f  swervolf/vga/vga_r_reg[3]_i_241/O
                         net (fo=1, routed)           1.514    12.468    swervolf/vga/A_gang/vga_r_reg[3]_i_13_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.592 f  swervolf/vga/A_gang/vga_r_reg[3]_i_57/O
                         net (fo=1, routed)           1.530    14.122    swervolf/vga/dtg/vga_r_reg[3]_i_3_5
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.246 f  swervolf/vga/dtg/vga_r_reg[3]_i_13/O
                         net (fo=1, routed)           0.583    14.829    swervolf/vga/dtg/vga_r_reg[3]_i_13_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.953 f  swervolf/vga/dtg/vga_r_reg[3]_i_3/O
                         net (fo=1, routed)           0.958    15.911    swervolf/vga/dtg/vga_r_reg[3]_i_3_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.035 r  swervolf/vga/dtg/vga_r_reg[3]_i_1/O
                         net (fo=12, routed)          0.664    16.699    swervolf/vga/dtg_n_45
    SLICE_X51Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509    28.824    swervolf/vga/clk_31_5
    SLICE_X51Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.489    29.313    
                         clock uncertainty           -0.142    29.171    
    SLICE_X51Y59         FDRE (Setup_fdre_C_R)       -0.429    28.742    swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         28.742    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                 12.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 swervolf/vga/A_gang/sprite_column_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/A_gang/move_left_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.557    -0.857    swervolf/vga/A_gang/clk_31_5
    SLICE_X51Y69         FDRE                                         r  swervolf/vga/A_gang/sprite_column_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  swervolf/vga/A_gang/sprite_column_ff_reg[4]/Q
                         net (fo=122, routed)         0.102    -0.614    swervolf/vga/A_gang/sprite_column_ff_reg[11]_0[0]
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.045    -0.569 r  swervolf/vga/A_gang/move_left_ff_i_1__0/O
                         net (fo=1, routed)           0.000    -0.569    swervolf/vga/A_gang/move_left_ff_i_1__0_n_0
    SLICE_X50Y69         FDRE                                         r  swervolf/vga/A_gang/move_left_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.825    -1.286    swervolf/vga/A_gang/clk_31_5
    SLICE_X50Y69         FDRE                                         r  swervolf/vga/A_gang/move_left_ff_reg/C
                         clock pessimism              0.442    -0.844    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.120    -0.724    swervolf/vga/A_gang/move_left_ff_reg
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 swervolf/vga/A_gang/motion_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/A_gang/motion_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.635    -0.778    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y49         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  swervolf/vga/A_gang/motion_counter_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.517    swervolf/vga/A_gang/motion_counter_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.357 r  swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.356    swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.302 r  swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.302    swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1_n_7
    SLICE_X45Y50         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.839    -1.272    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y50         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[12]/C
                         clock pessimism              0.692    -0.580    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.475    swervolf/vga/A_gang/motion_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 swervolf/vga/A_gang/motion_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/A_gang/motion_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.635    -0.778    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y49         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  swervolf/vga/A_gang/motion_counter_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.517    swervolf/vga/A_gang/motion_counter_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.357 r  swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.356    swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.291 r  swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.291    swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1_n_5
    SLICE_X45Y50         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.839    -1.272    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y50         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[14]/C
                         clock pessimism              0.692    -0.580    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.475    swervolf/vga/A_gang/motion_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 swervolf/vga/A_gang/motion_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/A_gang/motion_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.635    -0.778    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y49         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  swervolf/vga/A_gang/motion_counter_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.517    swervolf/vga/A_gang/motion_counter_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.357 r  swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.356    swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.266 r  swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.266    swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1_n_6
    SLICE_X45Y50         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.839    -1.272    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y50         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[13]/C
                         clock pessimism              0.692    -0.580    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.475    swervolf/vga/A_gang/motion_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 swervolf/vga/A_gang/motion_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/A_gang/motion_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.635    -0.778    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y49         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  swervolf/vga/A_gang/motion_counter_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.517    swervolf/vga/A_gang/motion_counter_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.357 r  swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.356    swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.266 r  swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.266    swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1_n_4
    SLICE_X45Y50         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.839    -1.272    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y50         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[15]/C
                         clock pessimism              0.692    -0.580    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.475    swervolf/vga/A_gang/motion_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 swervolf/vga/A_gang/motion_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/A_gang/motion_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.635    -0.778    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y49         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  swervolf/vga/A_gang/motion_counter_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.517    swervolf/vga/A_gang/motion_counter_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.357 r  swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.356    swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.317 r  swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.317    swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.263 r  swervolf/vga/A_gang/motion_counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.263    swervolf/vga/A_gang/motion_counter_reg[16]_i_1__1_n_7
    SLICE_X45Y51         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.839    -1.272    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y51         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[16]/C
                         clock pessimism              0.692    -0.580    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105    -0.475    swervolf/vga/A_gang/motion_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 swervolf/vga/A_gang/motion_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/A_gang/motion_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.635    -0.778    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y49         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  swervolf/vga/A_gang/motion_counter_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.517    swervolf/vga/A_gang/motion_counter_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.357 r  swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.356    swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.317 r  swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.317    swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.252 r  swervolf/vga/A_gang/motion_counter_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.252    swervolf/vga/A_gang/motion_counter_reg[16]_i_1__1_n_5
    SLICE_X45Y51         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.839    -1.272    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y51         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[18]/C
                         clock pessimism              0.692    -0.580    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105    -0.475    swervolf/vga/A_gang/motion_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pix_num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_152_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.232%)  route 0.327ns (63.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.638    -0.775    swervolf/vga/dtg/clk_31_5
    SLICE_X37Y47         FDRE                                         r  swervolf/vga/dtg/pix_num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.634 r  swervolf/vga/dtg/pix_num_reg[17]/Q
                         net (fo=74, routed)          0.327    -0.307    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[17]
    SLICE_X36Y54         LUT3 (Prop_lut3_I1_O)        0.045    -0.262 r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__5/O
                         net (fo=1, routed)           0.000    -0.262    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ENB
    SLICE_X36Y54         FDCE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_152_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.841    -1.270    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    SLICE_X36Y54         FDCE                                         r  swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_152_cooolDelFlop/C
                         clock pessimism              0.692    -0.578    
    SLICE_X36Y54         FDCE (Hold_fdce_C_D)         0.091    -0.487    swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_152_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 swervolf/vga/A_gang/motion_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/A_gang/motion_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.635    -0.778    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y49         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  swervolf/vga/A_gang/motion_counter_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.517    swervolf/vga/A_gang/motion_counter_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.357 r  swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.356    swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.317 r  swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.317    swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.227 r  swervolf/vga/A_gang/motion_counter_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.227    swervolf/vga/A_gang/motion_counter_reg[16]_i_1__1_n_6
    SLICE_X45Y51         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.839    -1.272    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y51         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[17]/C
                         clock pessimism              0.692    -0.580    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105    -0.475    swervolf/vga/A_gang/motion_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 swervolf/vga/A_gang/motion_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/A_gang/motion_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.635    -0.778    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y49         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  swervolf/vga/A_gang/motion_counter_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.517    swervolf/vga/A_gang/motion_counter_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.357 r  swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.356    swervolf/vga/A_gang/motion_counter_reg[8]_i_1__1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.317 r  swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.317    swervolf/vga/A_gang/motion_counter_reg[12]_i_1__1_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.227 r  swervolf/vga/A_gang/motion_counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.227    swervolf/vga/A_gang/motion_counter_reg[16]_i_1__1_n_4
    SLICE_X45Y51         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.839    -1.272    swervolf/vga/A_gang/clk_31_5
    SLICE_X45Y51         FDRE                                         r  swervolf/vga/A_gang/motion_counter_reg[19]/C
                         clock pessimism              0.692    -0.580    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105    -0.475    swervolf/vga/A_gang/motion_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5_clk_wiz_0
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y12     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y12     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y21     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y21     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y2      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X1Y2      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y13     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y13     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y8      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.746      28.854     RAMB36_X0Y8      swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.746      181.614    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X46Y34     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_135_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X36Y54     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_152_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X51Y70     swervolf/vga/A_gang/sprite_column_ff_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X51Y70     swervolf/vga/A_gang/sprite_column_ff_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X51Y70     swervolf/vga/A_gang/sprite_column_ff_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X51Y70     swervolf/vga/A_gang/sprite_column_ff_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X28Y50     swervolf/vga/B_gang/motion_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X28Y52     swervolf/vga/B_gang/motion_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X28Y52     swervolf/vga/B_gang/motion_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X28Y53     swervolf/vga/B_gang/motion_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X46Y34     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_135_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X36Y54     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_152_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X62Y33     swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/swervolf/vga/img_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_169_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X50Y60     swervolf/vga/vga_r_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X51Y61     swervolf/vga/vga_r_reg_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X51Y60     swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X50Y60     swervolf/vga/vga_r_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X50Y60     swervolf/vga/vga_r_reg_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X45Y47     swervolf/vga/A_gang/motion_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X45Y47     swervolf/vga/A_gang/motion_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21   clock_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.285%)  route 0.626ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.067     2.548    ddr2/ldc/clk
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.518     3.066 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.626     3.692    ddr2/ldc/subfragments_reset0
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.928    12.339    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.188    12.526    
                         clock uncertainty           -0.035    12.491    
    SLICE_X89Y128        FDRE (Setup_fdre_C_D)       -0.067    12.424    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.791ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.971%)  route 0.657ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.067     2.548    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.456     3.004 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.657     3.661    ddr2/ldc/subfragments_reset2
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.928    12.339    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.210    12.548    
                         clock uncertainty           -0.035    12.513    
    SLICE_X89Y128        FDRE (Setup_fdre_C_D)       -0.061    12.452    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                  8.791    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.776%)  route 0.610ns (57.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.067     2.548    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.456     3.004 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.610     3.614    ddr2/ldc/subfragments_reset3
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.928    12.339    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.210    12.548    
                         clock uncertainty           -0.035    12.513    
    SLICE_X89Y128        FDRE (Setup_fdre_C_D)       -0.058    12.455    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.067     2.548    ddr2/ldc/clk
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.478     3.026 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     3.409    ddr2/ldc/subfragments_reset5
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.928    12.339    ddr2/ldc/clk
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.210    12.548    
                         clock uncertainty           -0.035    12.513    
    SLICE_X88Y128        FDRE (Setup_fdre_C_D)       -0.216    12.297    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.067     2.548    ddr2/ldc/clk
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.518     3.066 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.519     3.586    ddr2/ldc/subfragments_reset6
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.928    12.339    ddr2/ldc/clk
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.210    12.548    
                         clock uncertainty           -0.035    12.513    
    SLICE_X88Y128        FDRE (Setup_fdre_C_D)       -0.028    12.485    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                          -3.586    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.067     2.548    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.456     3.004 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     3.525    ddr2/ldc/subfragments_reset1
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.928    12.339    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.210    12.548    
                         clock uncertainty           -0.035    12.513    
    SLICE_X89Y128        FDRE (Setup_fdre_C_D)       -0.081    12.432    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.139ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 12.339 - 10.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.067     2.548    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.456     3.004 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.332     3.336    ddr2/ldc/subfragments_reset4
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.928    12.339    ddr2/ldc/clk
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.188    12.526    
                         clock uncertainty           -0.035    12.491    
    SLICE_X88Y128        FDRE (Setup_fdre_C_D)       -0.016    12.475    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  9.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.452     0.701    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     0.842 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.112     0.954    ddr2/ldc/subfragments_reset4
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.522     0.959    ddr2/ldc/clk
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.245     0.714    
    SLICE_X88Y128        FDRE (Hold_fdre_C_D)         0.060     0.774    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.452     0.701    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     0.842 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.013    ddr2/ldc/subfragments_reset1
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.522     0.959    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.258     0.701    
    SLICE_X89Y128        FDRE (Hold_fdre_C_D)         0.066     0.767    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.452     0.701    ddr2/ldc/clk
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.148     0.849 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     0.969    ddr2/ldc/subfragments_reset5
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.522     0.959    ddr2/ldc/clk
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.258     0.701    
    SLICE_X88Y128        FDRE (Hold_fdre_C_D)        -0.001     0.700    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.452     0.701    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     0.842 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.201     1.043    ddr2/ldc/subfragments_reset3
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.522     0.959    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.258     0.701    
    SLICE_X89Y128        FDRE (Hold_fdre_C_D)         0.072     0.773    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.452     0.701    ddr2/ldc/clk
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.164     0.865 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.170     1.036    ddr2/ldc/subfragments_reset6
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.522     0.959    ddr2/ldc/clk
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.258     0.701    
    SLICE_X88Y128        FDRE (Hold_fdre_C_D)         0.063     0.764    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.284%)  route 0.224ns (57.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.452     0.701    ddr2/ldc/clk
    SLICE_X88Y128        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.164     0.865 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.224     1.089    ddr2/ldc/subfragments_reset0
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.522     0.959    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.245     0.714    
    SLICE_X89Y128        FDRE (Hold_fdre_C_D)         0.070     0.784    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.130%)  route 0.327ns (69.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.452     0.701    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     0.842 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.327     1.169    ddr2/ldc/subfragments_reset2
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.522     0.959    ddr2/ldc/clk
    SLICE_X89Y128        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.258     0.701    
    SLICE_X89Y128        FDRE (Hold_fdre_C_D)         0.070     0.771    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y128   ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y128   ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y128   ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y128   ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y128   ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y128   ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y128   ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y128   ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y128   ddr2/ldc/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y128   ddr2/ldc/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y128   ddr2/ldc/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y128   ddr2/ldc/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y128   ddr2/ldc/FD_4/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y128   ddr2/ldc/FD_5/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y128   ddr2/ldc/FD_6/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y128   ddr2/ldc/FD_7/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y128   ddr2/ldc/FD/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y128   ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y128   ddr2/ldc/FD_1/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y128   ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y128   ddr2/ldc/FD_2/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y128   ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y128   ddr2/ldc/FD_3/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y128   ddr2/ldc/FD_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X89Y50         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.456     6.822 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190     7.012    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y50         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     4.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     6.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.613     8.014    ddr2/ldc/iodelay_clk
    SLICE_X89Y50         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.352     8.366    
                         clock uncertainty           -0.053     8.313    
    SLICE_X89Y50         FDPE (Setup_fdpe_C_D)       -0.047     8.266    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 11.014 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.518     6.884 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.766    ddr2/ldc/reset_counter[2]
    SLICE_X88Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.890 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.079    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.613    11.014    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.352    11.366    
                         clock uncertainty           -0.053    11.313    
    SLICE_X88Y51         FDSE (Setup_fdse_C_CE)      -0.169    11.144    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.144    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 11.014 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.518     6.884 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.766    ddr2/ldc/reset_counter[2]
    SLICE_X88Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.890 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.079    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.613    11.014    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.352    11.366    
                         clock uncertainty           -0.053    11.313    
    SLICE_X88Y51         FDSE (Setup_fdse_C_CE)      -0.169    11.144    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.144    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 11.014 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.518     6.884 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.766    ddr2/ldc/reset_counter[2]
    SLICE_X88Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.890 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.079    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.613    11.014    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.352    11.366    
                         clock uncertainty           -0.053    11.313    
    SLICE_X88Y51         FDSE (Setup_fdse_C_CE)      -0.169    11.144    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.144    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 11.014 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.518     6.884 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.766    ddr2/ldc/reset_counter[2]
    SLICE_X88Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.890 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.079    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.613    11.014    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.352    11.366    
                         clock uncertainty           -0.053    11.313    
    SLICE_X88Y51         FDSE (Setup_fdse_C_CE)      -0.169    11.144    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.144    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 11.014 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.478     6.844 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.916    ddr2/ldc/reset_counter[1]
    SLICE_X88Y51         LUT3 (Prop_lut3_I0_O)        0.295     8.211 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.211    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.613    11.014    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.352    11.366    
                         clock uncertainty           -0.053    11.313    
    SLICE_X88Y51         FDSE (Setup_fdse_C_D)        0.081    11.394    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.394    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 11.014 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.478     6.844 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.924    ddr2/ldc/reset_counter[1]
    SLICE_X88Y51         LUT2 (Prop_lut2_I1_O)        0.317     8.241 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.241    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.613    11.014    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.352    11.366    
                         clock uncertainty           -0.053    11.313    
    SLICE_X88Y51         FDSE (Setup_fdse_C_D)        0.118    11.431    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.766%)  route 1.072ns (57.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 11.014 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.478     6.844 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.916    ddr2/ldc/reset_counter[1]
    SLICE_X88Y51         LUT4 (Prop_lut4_I2_O)        0.323     8.239 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.239    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.613    11.014    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.352    11.366    
                         clock uncertainty           -0.053    11.313    
    SLICE_X88Y51         FDSE (Setup_fdse_C_D)        0.118    11.431    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.779ns (46.998%)  route 0.879ns (53.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 11.014 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.478     6.844 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.879     7.722    ddr2/ldc/reset_counter[3]
    SLICE_X89Y51         LUT6 (Prop_lut6_I3_O)        0.301     8.023 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.023    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y51         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.613    11.014    ddr2/ldc/iodelay_clk
    SLICE_X89Y51         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.330    11.344    
                         clock uncertainty           -0.053    11.291    
    SLICE_X89Y51         FDRE (Setup_fdre_C_D)        0.029    11.320    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.331%)  route 0.352ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 11.014 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X89Y50         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.419     6.785 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.352     7.137    ddr2/ldc/iodelay_rst
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.613    11.014    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.327    11.341    
                         clock uncertainty           -0.053    11.288    
    SLICE_X88Y51         FDSE (Setup_fdse_C_S)       -0.699    10.589    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                  3.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.608     1.887    ddr2/ldc/iodelay_clk
    SLICE_X89Y50         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.141     2.028 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     2.084    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y50         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.880     2.440    ddr2/ldc/iodelay_clk
    SLICE_X89Y50         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.552     1.887    
    SLICE_X89Y50         FDPE (Hold_fdpe_C_D)         0.075     1.962    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.608     1.887    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.164     2.051 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.168    ddr2/ldc/reset_counter[0]
    SLICE_X89Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.213 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.213    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y51         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.880     2.440    ddr2/ldc/iodelay_clk
    SLICE_X89Y51         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.539     1.900    
    SLICE_X89Y51         FDRE (Hold_fdre_C_D)         0.091     1.991    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.608     1.887    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.164     2.051 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.225    ddr2/ldc/reset_counter[2]
    SLICE_X88Y51         LUT4 (Prop_lut4_I0_O)        0.048     2.273 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.273    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.880     2.440    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.552     1.887    
    SLICE_X88Y51         FDSE (Hold_fdse_C_D)         0.131     2.018    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.608     1.887    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.164     2.051 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.225    ddr2/ldc/reset_counter[2]
    SLICE_X88Y51         LUT3 (Prop_lut3_I2_O)        0.045     2.270 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.270    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.880     2.440    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.552     1.887    
    SLICE_X88Y51         FDSE (Hold_fdse_C_D)         0.121     2.008    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.608     1.887    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.164     2.051 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.249    ddr2/ldc/reset_counter[0]
    SLICE_X88Y51         LUT2 (Prop_lut2_I0_O)        0.043     2.292 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.292    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.880     2.440    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.552     1.887    
    SLICE_X88Y51         FDSE (Hold_fdse_C_D)         0.131     2.018    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.608     1.887    ddr2/ldc/iodelay_clk
    SLICE_X89Y50         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.128     2.015 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.128     2.144    ddr2/ldc/iodelay_rst
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.880     2.440    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.903    
    SLICE_X88Y51         FDSE (Hold_fdse_C_S)        -0.045     1.858    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.608     1.887    ddr2/ldc/iodelay_clk
    SLICE_X89Y50         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.128     2.015 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.128     2.144    ddr2/ldc/iodelay_rst
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.880     2.440    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.903    
    SLICE_X88Y51         FDSE (Hold_fdse_C_S)        -0.045     1.858    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.608     1.887    ddr2/ldc/iodelay_clk
    SLICE_X89Y50         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.128     2.015 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.128     2.144    ddr2/ldc/iodelay_rst
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.880     2.440    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.903    
    SLICE_X88Y51         FDSE (Hold_fdse_C_S)        -0.045     1.858    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.608     1.887    ddr2/ldc/iodelay_clk
    SLICE_X89Y50         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDPE (Prop_fdpe_C_Q)         0.128     2.015 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.128     2.144    ddr2/ldc/iodelay_rst
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.880     2.440    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.903    
    SLICE_X88Y51         FDSE (Hold_fdse_C_S)        -0.045     1.858    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.608     1.887    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.164     2.051 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.249    ddr2/ldc/reset_counter[0]
    SLICE_X88Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.294 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.294    ddr2/ldc/reset_counter0[0]
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.880     2.440    ddr2/ldc/iodelay_clk
    SLICE_X88Y51         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.552     1.887    
    SLICE_X88Y51         FDSE (Hold_fdse_C_D)         0.120     2.007    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y50     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y50     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y51     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y51     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y51     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y51     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y51     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y50     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y50     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y51     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y51     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y51     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y51     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y51     ddr2/ldc/reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y50     ddr2/ldc/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y50     ddr2/ldc/FDPE_1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y51     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y50     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y50     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y50     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y50     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y51     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y51     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y51     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y51     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y51     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y51     ddr2/ldc/reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 ddr2/ldc/litedramcore_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/cpu/state/o_init_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.858ns  (logic 2.819ns (28.597%)  route 7.039ns (71.403%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 16.071 - 10.000 ) 
    Source Clock Delay      (SCD):    6.263ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.630     6.263    ddr2/ldc/clk_0
    SLICE_X63Y59         FDRE                                         r  ddr2/ldc/litedramcore_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     6.719 r  ddr2/ldc/litedramcore_grant_reg/Q
                         net (fo=154, routed)         1.523     8.242    ddr2/ldc/serv_rf_top/cpu/bufreg/litedramcore_grant
    SLICE_X64Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.394 r  ddr2/ldc/serv_rf_top/cpu/bufreg/mem_1_reg_0_i_5/O
                         net (fo=4, routed)           1.454     9.848    ddr2/ldc/serv_rf_top/cpu/bufreg/tag_port_dat_w[4]
    SLICE_X65Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.180 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19/O
                         net (fo=1, routed)           0.000    10.180    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.730 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.730    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.844    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.001 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_2/CO[1]
                         net (fo=6, routed)           0.922    11.923    ddr2/ldc/serv_rf_top/cpu/decode/CO[0]
    SLICE_X62Y48         LUT6 (Prop_lut6_I4_O)        0.329    12.252 f  ddr2/ldc/serv_rf_top/cpu/decode/litedramcore_count[0]_i_4/O
                         net (fo=3, routed)           1.246    13.498    ddr2/ldc/serv_rf_top/cpu/mem_if/dat_reg[29]_1
    SLICE_X64Y41         LUT2 (Prop_lut2_I1_O)        0.154    13.652 r  ddr2/ldc/serv_rf_top/cpu/mem_if/dat[31]_i_3/O
                         net (fo=34, routed)          0.819    14.471    ddr2/ldc/serv_rf_top/cpu/decode/wreq_r_i_2_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I1_O)        0.327    14.798 f  ddr2/ldc/serv_rf_top/cpu/decode/wreq_r_i_3/O
                         net (fo=1, routed)           0.263    15.061    ddr2/ldc/serv_rf_top/cpu/decode/wreq_r_i_3_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  ddr2/ldc/serv_rf_top/cpu/decode/wreq_r_i_2/O
                         net (fo=3, routed)           0.811    15.996    ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_5
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.124    16.120 r  ddr2/ldc/serv_rf_top/cpu/state/o_init_i_1/O
                         net (fo=1, routed)           0.000    16.120    ddr2/ldc/serv_rf_top/cpu/state/o_init_i_1_n_0
    SLICE_X62Y36         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/state/o_init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.671    16.071    ddr2/ldc/serv_rf_top/cpu/state/stage_two_req_reg_0
    SLICE_X62Y36         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/state/o_init_reg/C
                         clock pessimism              0.239    16.310    
                         clock uncertainty           -0.057    16.254    
    SLICE_X62Y36         FDRE (Setup_fdre_C_D)        0.081    16.335    ddr2/ldc/serv_rf_top/cpu/state/o_init_reg
  -------------------------------------------------------------------
                         required time                         16.335    
                         arrival time                         -16.120    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 ddr2/ldc/litedramcore_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.819ns  (logic 2.814ns (28.658%)  route 7.005ns (71.342%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns = ( 16.072 - 10.000 ) 
    Source Clock Delay      (SCD):    6.263ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.630     6.263    ddr2/ldc/clk_0
    SLICE_X63Y59         FDRE                                         r  ddr2/ldc/litedramcore_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     6.719 r  ddr2/ldc/litedramcore_grant_reg/Q
                         net (fo=154, routed)         1.523     8.242    ddr2/ldc/serv_rf_top/cpu/bufreg/litedramcore_grant
    SLICE_X64Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.394 r  ddr2/ldc/serv_rf_top/cpu/bufreg/mem_1_reg_0_i_5/O
                         net (fo=4, routed)           1.454     9.848    ddr2/ldc/serv_rf_top/cpu/bufreg/tag_port_dat_w[4]
    SLICE_X65Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.180 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19/O
                         net (fo=1, routed)           0.000    10.180    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.730 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.730    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.844    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.001 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_2/CO[1]
                         net (fo=6, routed)           0.922    11.923    ddr2/ldc/serv_rf_top/cpu/decode/CO[0]
    SLICE_X62Y48         LUT6 (Prop_lut6_I4_O)        0.329    12.252 f  ddr2/ldc/serv_rf_top/cpu/decode/litedramcore_count[0]_i_4/O
                         net (fo=3, routed)           1.246    13.498    ddr2/ldc/serv_rf_top/cpu/mem_if/dat_reg[29]_1
    SLICE_X64Y41         LUT2 (Prop_lut2_I1_O)        0.154    13.652 r  ddr2/ldc/serv_rf_top/cpu/mem_if/dat[31]_i_3/O
                         net (fo=34, routed)          0.819    14.471    ddr2/ldc/serv_rf_top/cpu/decode/wreq_r_i_2_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I1_O)        0.327    14.798 f  ddr2/ldc/serv_rf_top/cpu/decode/wreq_r_i_3/O
                         net (fo=1, routed)           0.263    15.061    ddr2/ldc/serv_rf_top/cpu/decode/wreq_r_i_3_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  ddr2/ldc/serv_rf_top/cpu/decode/wreq_r_i_2/O
                         net (fo=3, routed)           0.778    15.963    ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_5
    SLICE_X63Y37         LUT3 (Prop_lut3_I0_O)        0.119    16.082 r  ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_i_1/O
                         net (fo=1, routed)           0.000    16.082    ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_i_1_n_0
    SLICE_X63Y37         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.672    16.072    ddr2/ldc/serv_rf_top/cpu/state/stage_two_req_reg_0
    SLICE_X63Y37         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg/C
                         clock pessimism              0.239    16.311    
                         clock uncertainty           -0.057    16.255    
    SLICE_X63Y37         FDRE (Setup_fdre_C_D)        0.075    16.330    ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg
  -------------------------------------------------------------------
                         required time                         16.330    
                         arrival time                         -16.082    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 ddr2/ldc/FSM_onehot_subfragments_refresher_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 1.768ns (19.944%)  route 7.097ns (80.056%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 15.991 - 10.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.726     6.359    ddr2/ldc/clk_0
    SLICE_X84Y62         FDRE                                         r  ddr2/ldc/FSM_onehot_subfragments_refresher_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.518     6.877 r  ddr2/ldc/FSM_onehot_subfragments_refresher_state_reg[1]/Q
                         net (fo=24, routed)          1.299     8.175    ddr2/ldc/FSM_onehot_subfragments_refresher_state_reg_n_0_[1]
    SLICE_X86Y72         LUT3 (Prop_lut3_I0_O)        0.124     8.299 r  ddr2/ldc/subfragments_bankmachine0_state[2]_i_2/O
                         net (fo=59, routed)          1.643     9.942    ddr2/ldc/subfragments_bankmachine0_state[2]_i_2_n_0
    SLICE_X70Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.066 r  ddr2/ldc/sdram_choose_req_grant[0]_i_18/O
                         net (fo=2, routed)           0.886    10.953    ddr2/ldc/sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X80Y65         LUT5 (Prop_lut5_I2_O)        0.124    11.077 f  ddr2/ldc/sdram_choose_req_grant[0]_i_8/O
                         net (fo=7, routed)           0.643    11.720    ddr2/ldc/sdram_choose_req_grant[0]_i_8_n_0
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    11.844 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.844    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X81Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    12.056 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.775    12.830    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X74Y66         LUT6 (Prop_lut6_I1_O)        0.299    13.129 f  ddr2/ldc/subfragments_bankmachine0_state[2]_i_6/O
                         net (fo=3, routed)           0.602    13.731    ddr2/ldc/subfragments_bankmachine0_state[2]_i_6_n_0
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.855 f  ddr2/ldc/subfragments_new_master_wdata_ready0_i_3/O
                         net (fo=5, routed)           0.717    14.572    ddr2/ldc/subfragments_new_master_wdata_ready0_i_3_n_0
    SLICE_X75Y67         LUT2 (Prop_lut2_I1_O)        0.119    14.691 r  ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.532    15.223    ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1_n_0
    SLICE_X74Y66         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.590    15.991    ddr2/ldc/clk_0
    SLICE_X74Y66         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg/C
                         clock pessimism              0.311    16.302    
                         clock uncertainty           -0.057    16.245    
    SLICE_X74Y66         FDRE (Setup_fdre_C_R)       -0.732    15.513    ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         15.513    
                         arrival time                         -15.223    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 ddr2/ldc/litedramcore_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/rf_ram_if/wreq_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 2.695ns (27.963%)  route 6.943ns (72.037%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 16.071 - 10.000 ) 
    Source Clock Delay      (SCD):    6.263ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.630     6.263    ddr2/ldc/clk_0
    SLICE_X63Y59         FDRE                                         r  ddr2/ldc/litedramcore_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     6.719 r  ddr2/ldc/litedramcore_grant_reg/Q
                         net (fo=154, routed)         1.523     8.242    ddr2/ldc/serv_rf_top/cpu/bufreg/litedramcore_grant
    SLICE_X64Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.394 r  ddr2/ldc/serv_rf_top/cpu/bufreg/mem_1_reg_0_i_5/O
                         net (fo=4, routed)           1.454     9.848    ddr2/ldc/serv_rf_top/cpu/bufreg/tag_port_dat_w[4]
    SLICE_X65Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.180 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19/O
                         net (fo=1, routed)           0.000    10.180    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.730 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.730    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.844    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.001 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_2/CO[1]
                         net (fo=6, routed)           0.922    11.923    ddr2/ldc/serv_rf_top/cpu/decode/CO[0]
    SLICE_X62Y48         LUT6 (Prop_lut6_I4_O)        0.329    12.252 f  ddr2/ldc/serv_rf_top/cpu/decode/litedramcore_count[0]_i_4/O
                         net (fo=3, routed)           1.246    13.498    ddr2/ldc/serv_rf_top/cpu/mem_if/dat_reg[29]_1
    SLICE_X64Y41         LUT2 (Prop_lut2_I1_O)        0.154    13.652 r  ddr2/ldc/serv_rf_top/cpu/mem_if/dat[31]_i_3/O
                         net (fo=34, routed)          0.819    14.471    ddr2/ldc/serv_rf_top/cpu/decode/wreq_r_i_2_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I1_O)        0.327    14.798 f  ddr2/ldc/serv_rf_top/cpu/decode/wreq_r_i_3/O
                         net (fo=1, routed)           0.263    15.061    ddr2/ldc/serv_rf_top/cpu/decode/wreq_r_i_3_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  ddr2/ldc/serv_rf_top/cpu/decode/wreq_r_i_2/O
                         net (fo=3, routed)           0.715    15.900    ddr2/ldc/serv_rf_top/rf_ram_if/rf_ready
    SLICE_X63Y36         FDRE                                         r  ddr2/ldc/serv_rf_top/rf_ram_if/wreq_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.671    16.071    ddr2/ldc/serv_rf_top/rf_ram_if/wcnt_reg[4]_0
    SLICE_X63Y36         FDRE                                         r  ddr2/ldc/serv_rf_top/rf_ram_if/wreq_r_reg/C
                         clock pessimism              0.239    16.310    
                         clock uncertainty           -0.057    16.254    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)       -0.047    16.207    ddr2/ldc/serv_rf_top/rf_ram_if/wreq_r_reg
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -15.900    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 ddr2/ldc/litedramcore_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 2.698ns (28.699%)  route 6.703ns (71.301%))
  Logic Levels:           9  (CARRY4=3 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.070ns = ( 16.070 - 10.000 ) 
    Source Clock Delay      (SCD):    6.263ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.630     6.263    ddr2/ldc/clk_0
    SLICE_X63Y59         FDRE                                         r  ddr2/ldc/litedramcore_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     6.719 r  ddr2/ldc/litedramcore_grant_reg/Q
                         net (fo=154, routed)         1.523     8.242    ddr2/ldc/serv_rf_top/cpu/bufreg/litedramcore_grant
    SLICE_X64Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.394 r  ddr2/ldc/serv_rf_top/cpu/bufreg/mem_1_reg_0_i_5/O
                         net (fo=4, routed)           1.454     9.848    ddr2/ldc/serv_rf_top/cpu/bufreg/tag_port_dat_w[4]
    SLICE_X65Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.180 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19/O
                         net (fo=1, routed)           0.000    10.180    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.730 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.730    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.844    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.001 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_2/CO[1]
                         net (fo=6, routed)           0.922    11.923    ddr2/ldc/serv_rf_top/cpu/decode/CO[0]
    SLICE_X62Y48         LUT6 (Prop_lut6_I4_O)        0.329    12.252 f  ddr2/ldc/serv_rf_top/cpu/decode/litedramcore_count[0]_i_4/O
                         net (fo=3, routed)           0.974    13.227    ddr2/ldc/serv_rf_top/cpu/decode/ram_bus_ram_bus_ack_reg
    SLICE_X66Y41         LUT2 (Prop_lut2_I1_O)        0.153    13.380 r  ddr2/ldc/serv_rf_top/cpu/decode/rreq_r_i_3/O
                         net (fo=8, routed)           0.465    13.845    ddr2/ldc/serv_rf_top/cpu/state/serv_ibus_ack
    SLICE_X66Y40         LUT2 (Prop_lut2_I0_O)        0.331    14.176 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_3/O
                         net (fo=4, routed)           0.746    14.922    ddr2/ldc/serv_rf_top/cpu/state/trap_taken
    SLICE_X60Y38         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_1/O
                         net (fo=4, routed)           0.618    15.664    ddr2/ldc/serv_rf_top/cpu/csr/E[0]
    SLICE_X59Y37         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.670    16.070    ddr2/ldc/serv_rf_top/cpu/csr/mstatus_mpie_reg_0
    SLICE_X59Y37         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[0]/C
                         clock pessimism              0.239    16.309    
                         clock uncertainty           -0.057    16.253    
    SLICE_X59Y37         FDRE (Setup_fdre_C_CE)      -0.205    16.048    ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[0]
  -------------------------------------------------------------------
                         required time                         16.048    
                         arrival time                         -15.664    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 ddr2/ldc/litedramcore_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 2.698ns (28.699%)  route 6.703ns (71.301%))
  Logic Levels:           9  (CARRY4=3 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.070ns = ( 16.070 - 10.000 ) 
    Source Clock Delay      (SCD):    6.263ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.630     6.263    ddr2/ldc/clk_0
    SLICE_X63Y59         FDRE                                         r  ddr2/ldc/litedramcore_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     6.719 r  ddr2/ldc/litedramcore_grant_reg/Q
                         net (fo=154, routed)         1.523     8.242    ddr2/ldc/serv_rf_top/cpu/bufreg/litedramcore_grant
    SLICE_X64Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.394 r  ddr2/ldc/serv_rf_top/cpu/bufreg/mem_1_reg_0_i_5/O
                         net (fo=4, routed)           1.454     9.848    ddr2/ldc/serv_rf_top/cpu/bufreg/tag_port_dat_w[4]
    SLICE_X65Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.180 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19/O
                         net (fo=1, routed)           0.000    10.180    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.730 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.730    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.844    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.001 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_2/CO[1]
                         net (fo=6, routed)           0.922    11.923    ddr2/ldc/serv_rf_top/cpu/decode/CO[0]
    SLICE_X62Y48         LUT6 (Prop_lut6_I4_O)        0.329    12.252 f  ddr2/ldc/serv_rf_top/cpu/decode/litedramcore_count[0]_i_4/O
                         net (fo=3, routed)           0.974    13.227    ddr2/ldc/serv_rf_top/cpu/decode/ram_bus_ram_bus_ack_reg
    SLICE_X66Y41         LUT2 (Prop_lut2_I1_O)        0.153    13.380 r  ddr2/ldc/serv_rf_top/cpu/decode/rreq_r_i_3/O
                         net (fo=8, routed)           0.465    13.845    ddr2/ldc/serv_rf_top/cpu/state/serv_ibus_ack
    SLICE_X66Y40         LUT2 (Prop_lut2_I0_O)        0.331    14.176 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_3/O
                         net (fo=4, routed)           0.746    14.922    ddr2/ldc/serv_rf_top/cpu/state/trap_taken
    SLICE_X60Y38         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_1/O
                         net (fo=4, routed)           0.618    15.664    ddr2/ldc/serv_rf_top/cpu/csr/E[0]
    SLICE_X59Y37         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.670    16.070    ddr2/ldc/serv_rf_top/cpu/csr/mstatus_mpie_reg_0
    SLICE_X59Y37         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[1]/C
                         clock pessimism              0.239    16.309    
                         clock uncertainty           -0.057    16.253    
    SLICE_X59Y37         FDRE (Setup_fdre_C_CE)      -0.205    16.048    ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[1]
  -------------------------------------------------------------------
                         required time                         16.048    
                         arrival time                         -15.664    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 ddr2/ldc/FSM_onehot_subfragments_refresher_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.714ns  (logic 1.799ns (20.645%)  route 6.915ns (79.355%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 15.993 - 10.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.726     6.359    ddr2/ldc/clk_0
    SLICE_X84Y62         FDRE                                         r  ddr2/ldc/FSM_onehot_subfragments_refresher_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.518     6.877 r  ddr2/ldc/FSM_onehot_subfragments_refresher_state_reg[1]/Q
                         net (fo=24, routed)          1.299     8.175    ddr2/ldc/FSM_onehot_subfragments_refresher_state_reg_n_0_[1]
    SLICE_X86Y72         LUT3 (Prop_lut3_I0_O)        0.124     8.299 r  ddr2/ldc/subfragments_bankmachine0_state[2]_i_2/O
                         net (fo=59, routed)          1.643     9.942    ddr2/ldc/subfragments_bankmachine0_state[2]_i_2_n_0
    SLICE_X70Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.066 r  ddr2/ldc/sdram_choose_req_grant[0]_i_18/O
                         net (fo=2, routed)           0.886    10.953    ddr2/ldc/sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X80Y65         LUT5 (Prop_lut5_I2_O)        0.124    11.077 f  ddr2/ldc/sdram_choose_req_grant[0]_i_8/O
                         net (fo=7, routed)           0.643    11.720    ddr2/ldc/sdram_choose_req_grant[0]_i_8_n_0
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    11.844 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.844    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X81Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    12.056 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.381    12.437    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X79Y70         LUT6 (Prop_lut6_I5_O)        0.299    12.736 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          0.806    13.542    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X82Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.666 f  ddr2/ldc/sdram_bankmachine4_twtpcon_count[1]_i_2/O
                         net (fo=5, routed)           0.610    14.276    ddr2/ldc/sdram_bankmachine4_twtpcon_count[1]_i_2_n_0
    SLICE_X82Y67         LUT2 (Prop_lut2_I1_O)        0.150    14.426 r  ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.646    15.073    ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1_n_0
    SLICE_X80Y70         FDRE                                         r  ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.592    15.993    ddr2/ldc/clk_0
    SLICE_X80Y70         FDRE                                         r  ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg/C
                         clock pessimism              0.311    16.304    
                         clock uncertainty           -0.057    16.247    
    SLICE_X80Y70         FDRE (Setup_fdre_C_R)       -0.726    15.521    ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         15.521    
                         arrival time                         -15.073    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 ddr2/ldc/litedramcore_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 2.698ns (29.136%)  route 6.562ns (70.864%))
  Logic Levels:           9  (CARRY4=3 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns = ( 16.072 - 10.000 ) 
    Source Clock Delay      (SCD):    6.263ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.630     6.263    ddr2/ldc/clk_0
    SLICE_X63Y59         FDRE                                         r  ddr2/ldc/litedramcore_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     6.719 r  ddr2/ldc/litedramcore_grant_reg/Q
                         net (fo=154, routed)         1.523     8.242    ddr2/ldc/serv_rf_top/cpu/bufreg/litedramcore_grant
    SLICE_X64Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.394 r  ddr2/ldc/serv_rf_top/cpu/bufreg/mem_1_reg_0_i_5/O
                         net (fo=4, routed)           1.454     9.848    ddr2/ldc/serv_rf_top/cpu/bufreg/tag_port_dat_w[4]
    SLICE_X65Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.180 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19/O
                         net (fo=1, routed)           0.000    10.180    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.730 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.730    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.844    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.001 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_2/CO[1]
                         net (fo=6, routed)           0.922    11.923    ddr2/ldc/serv_rf_top/cpu/decode/CO[0]
    SLICE_X62Y48         LUT6 (Prop_lut6_I4_O)        0.329    12.252 f  ddr2/ldc/serv_rf_top/cpu/decode/litedramcore_count[0]_i_4/O
                         net (fo=3, routed)           0.974    13.227    ddr2/ldc/serv_rf_top/cpu/decode/ram_bus_ram_bus_ack_reg
    SLICE_X66Y41         LUT2 (Prop_lut2_I1_O)        0.153    13.380 r  ddr2/ldc/serv_rf_top/cpu/decode/rreq_r_i_3/O
                         net (fo=8, routed)           0.465    13.845    ddr2/ldc/serv_rf_top/cpu/state/serv_ibus_ack
    SLICE_X66Y40         LUT2 (Prop_lut2_I0_O)        0.331    14.176 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_3/O
                         net (fo=4, routed)           0.746    14.922    ddr2/ldc/serv_rf_top/cpu/state/trap_taken
    SLICE_X60Y38         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_1/O
                         net (fo=4, routed)           0.477    15.523    ddr2/ldc/serv_rf_top/cpu/csr/E[0]
    SLICE_X59Y39         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.672    16.072    ddr2/ldc/serv_rf_top/cpu/csr/mstatus_mpie_reg_0
    SLICE_X59Y39         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[2]/C
                         clock pessimism              0.239    16.311    
                         clock uncertainty           -0.057    16.255    
    SLICE_X59Y39         FDRE (Setup_fdre_C_CE)      -0.205    16.050    ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[2]
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                         -15.523    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 ddr2/ldc/litedramcore_grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 2.698ns (29.136%)  route 6.562ns (70.864%))
  Logic Levels:           9  (CARRY4=3 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns = ( 16.072 - 10.000 ) 
    Source Clock Delay      (SCD):    6.263ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.630     6.263    ddr2/ldc/clk_0
    SLICE_X63Y59         FDRE                                         r  ddr2/ldc/litedramcore_grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     6.719 r  ddr2/ldc/litedramcore_grant_reg/Q
                         net (fo=154, routed)         1.523     8.242    ddr2/ldc/serv_rf_top/cpu/bufreg/litedramcore_grant
    SLICE_X64Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.394 r  ddr2/ldc/serv_rf_top/cpu/bufreg/mem_1_reg_0_i_5/O
                         net (fo=4, routed)           1.454     9.848    ddr2/ldc/serv_rf_top/cpu/bufreg/tag_port_dat_w[4]
    SLICE_X65Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.180 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19/O
                         net (fo=1, routed)           0.000    10.180    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state[0]_i_19_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.730 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.730    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_11_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.844    ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_5_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.001 r  ddr2/ldc/serv_rf_top/cpu/bufreg/subfragments_state_reg[0]_i_2/CO[1]
                         net (fo=6, routed)           0.922    11.923    ddr2/ldc/serv_rf_top/cpu/decode/CO[0]
    SLICE_X62Y48         LUT6 (Prop_lut6_I4_O)        0.329    12.252 f  ddr2/ldc/serv_rf_top/cpu/decode/litedramcore_count[0]_i_4/O
                         net (fo=3, routed)           0.974    13.227    ddr2/ldc/serv_rf_top/cpu/decode/ram_bus_ram_bus_ack_reg
    SLICE_X66Y41         LUT2 (Prop_lut2_I1_O)        0.153    13.380 r  ddr2/ldc/serv_rf_top/cpu/decode/rreq_r_i_3/O
                         net (fo=8, routed)           0.465    13.845    ddr2/ldc/serv_rf_top/cpu/state/serv_ibus_ack
    SLICE_X66Y40         LUT2 (Prop_lut2_I0_O)        0.331    14.176 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_3/O
                         net (fo=4, routed)           0.746    14.922    ddr2/ldc/serv_rf_top/cpu/state/trap_taken
    SLICE_X60Y38         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  ddr2/ldc/serv_rf_top/cpu/state/mcause3_0[3]_i_1/O
                         net (fo=4, routed)           0.477    15.523    ddr2/ldc/serv_rf_top/cpu/csr/E[0]
    SLICE_X59Y39         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.672    16.072    ddr2/ldc/serv_rf_top/cpu/csr/mstatus_mpie_reg_0
    SLICE_X59Y39         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[3]/C
                         clock pessimism              0.239    16.311    
                         clock uncertainty           -0.057    16.255    
    SLICE_X59Y39         FDRE (Setup_fdre_C_CE)      -0.205    16.050    ddr2/ldc/serv_rf_top/cpu/csr/mcause3_0_reg[3]
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                         -15.523    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_14_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 2.637ns (29.822%)  route 6.206ns (70.178%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.004ns = ( 16.004 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X75Y86         FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y86         FDRE (Prop_fdre_C_Q)         0.419     6.764 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[1]/Q
                         net (fo=2, routed)           0.736     7.500    ddr2/ldc/read_ar_buffer_source_payload_addr[1]
    SLICE_X73Y84         LUT2 (Prop_lut2_I0_O)        0.299     7.799 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_18/O
                         net (fo=1, routed)           0.000     7.799    ddr2/ldc/storage_2_reg_0_15_0_5_i_18_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.349 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.349    ddr2/ldc/storage_2_reg_0_15_0_5_i_11_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.463    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.577    ddr2/ldc/storage_2_reg_0_15_6_11_i_7_n_0
    SLICE_X73Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.799 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_9/O[0]
                         net (fo=2, routed)           0.738     9.537    ddr2/ldc/read_ar_payload_addr[12]
    SLICE_X72Y83         LUT4 (Prop_lut4_I0_O)        0.299     9.836 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.904    10.740    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  ddr2/ldc/subfragments_roundrobin6_grant_i_2/O
                         net (fo=3, routed)           0.734    11.598    ddr2/ldc/subfragments_roundrobin6_grant_i_2_n_0
    SLICE_X68Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.722 r  ddr2/ldc/storage_10_reg_0_i_79/O
                         net (fo=2, routed)           1.044    12.765    ddr2/ldc/storage_10_reg_0_i_79_n_0
    SLICE_X72Y82         LUT6 (Prop_lut6_I3_O)        0.124    12.889 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.845    13.734    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X78Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.858 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.548    14.406    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X79Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.530 r  ddr2/ldc/storage_14_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.657    15.187    ddr2/ldc/storage_14_reg_0_15_0_5/WE
    SLICE_X80Y95         RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.603    16.004    ddr2/ldc/storage_14_reg_0_15_0_5/WCLK
    SLICE_X80Y95         RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.311    16.315    
                         clock uncertainty           -0.057    16.258    
    SLICE_X80Y95         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    15.725    ddr2/ldc/storage_14_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                  0.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.068%)  route 0.261ns (64.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.601     1.880    ddr2/ldc/clk_0
    SLICE_X81Y91         FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     2.021 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.261     2.282    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X80Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.873     2.433    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X80Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.536     1.896    
    SLICE_X80Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.206    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.068%)  route 0.261ns (64.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.601     1.880    ddr2/ldc/clk_0
    SLICE_X81Y91         FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     2.021 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.261     2.282    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X80Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.873     2.433    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X80Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.536     1.896    
    SLICE_X80Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.206    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.068%)  route 0.261ns (64.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.601     1.880    ddr2/ldc/clk_0
    SLICE_X81Y91         FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     2.021 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.261     2.282    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X80Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.873     2.433    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X80Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.536     1.896    
    SLICE_X80Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.206    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.068%)  route 0.261ns (64.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.601     1.880    ddr2/ldc/clk_0
    SLICE_X81Y91         FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     2.021 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.261     2.282    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X80Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.873     2.433    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X80Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.536     1.896    
    SLICE_X80Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.206    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.068%)  route 0.261ns (64.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.601     1.880    ddr2/ldc/clk_0
    SLICE_X81Y91         FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     2.021 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.261     2.282    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X80Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.873     2.433    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X80Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.536     1.896    
    SLICE_X80Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.206    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.068%)  route 0.261ns (64.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.601     1.880    ddr2/ldc/clk_0
    SLICE_X81Y91         FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     2.021 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.261     2.282    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X80Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.873     2.433    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X80Y92         RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.536     1.896    
    SLICE_X80Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.206    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.068%)  route 0.261ns (64.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.601     1.880    ddr2/ldc/clk_0
    SLICE_X81Y91         FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     2.021 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.261     2.282    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X80Y92         RAMS32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.873     2.433    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X80Y92         RAMS32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.536     1.896    
    SLICE_X80Y92         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.206    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.068%)  route 0.261ns (64.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.601     1.880    ddr2/ldc/clk_0
    SLICE_X81Y91         FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     2.021 r  ddr2/ldc/write_id_buffer_produce_reg[0]/Q
                         net (fo=12, routed)          0.261     2.282    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD0
    SLICE_X80Y92         RAMS32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.873     2.433    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X80Y92         RAMS32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.536     1.896    
    SLICE_X80Y92         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.206    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_phy_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.633     1.913    ddr2/ldc/clk_0
    SLICE_X68Y40         FDRE                                         r  ddr2/ldc/uart_phy_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y40         FDRE (Prop_fdre_C_Q)         0.141     2.054 r  ddr2/ldc/uart_phy_source_payload_data_reg[0]/Q
                         net (fo=1, routed)           0.103     2.157    ddr2/ldc/storage_1_reg_0_15_0_5/DIA0
    SLICE_X70Y39         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.908     2.468    ddr2/ldc/storage_1_reg_0_15_0_5/WCLK
    SLICE_X70Y39         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.540     1.928    
    SLICE_X70Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.075    ddr2/ldc/storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ddr2/ldc/read_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_14_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.271%)  route 0.225ns (63.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.602     1.881    ddr2/ldc/clk_0
    SLICE_X81Y95         FDRE                                         r  ddr2/ldc/read_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.128     2.009 r  ddr2/ldc/read_id_buffer_produce_reg[1]/Q
                         net (fo=19, routed)          0.225     2.234    ddr2/ldc/storage_14_reg_0_15_0_5/ADDRD1
    SLICE_X80Y95         RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.874     2.434    ddr2/ldc/storage_14_reg_0_15_0_5/WCLK
    SLICE_X80Y95         RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.539     1.894    
    SLICE_X80Y95         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.149    ddr2/ldc/storage_14_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y26    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y26    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8     ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10    ddr2/ldc/mem_1_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y39    ddr2/ldc/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y39    ddr2/ldc/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y39    ddr2/ldc/storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y39    ddr2/ldc/storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y39    ddr2/ldc/storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y39    ddr2/ldc/storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y39    ddr2/ldc/storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y39    ddr2/ldc/storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y48    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y48    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y48    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y48    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y48    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y48    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y48    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y48    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :          412  Failing Endpoints,  Worst Slack       -0.626ns,  Total Violation      -96.928ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.626ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.438ns  (logic 2.972ns (14.542%)  route 17.466ns (85.458%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.789ns = ( 29.789 - 20.000 ) 
    Source Clock Delay      (SCD):    10.288ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.627    10.288    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y108        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDCE (Prop_fdce_C_Q)         0.456    10.744 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/Q
                         net (fo=31, routed)          0.875    11.619    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[14]
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124    11.743 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1/O
                         net (fo=1, routed)           0.841    12.584    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1_n_0
    SLICE_X28Y108        LUT6 (Prop_lut6_I1_O)        0.124    12.708 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.601    13.309    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X31Y108        LUT3 (Prop_lut3_I0_O)        0.124    13.433 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.691    14.124    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I1_O)        0.124    14.248 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           0.933    15.181    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I3_O)        0.124    15.305 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.305    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.837 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.811    16.648    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.772 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.417    17.190    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.124    17.314 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.377    19.691    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X38Y156        LUT6 (Prop_lut6_I2_O)        0.124    19.815 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[46]_i_4/O
                         net (fo=47, routed)          1.225    21.040    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_11
    SLICE_X40Y160        LUT6 (Prop_lut6_I0_O)        0.124    21.164 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_9/O
                         net (fo=14, routed)          0.829    21.993    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_10
    SLICE_X40Y156        LUT5 (Prop_lut5_I3_O)        0.124    22.117 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_21/O
                         net (fo=2, routed)           0.622    22.738    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[7]_i_4__0_0
    SLICE_X36Y153        LUT2 (Prop_lut2_I1_O)        0.124    22.862 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_9/O
                         net (fo=2, routed)           0.825    23.687    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[1]_2
    SLICE_X36Y151        LUT6 (Prop_lut6_I2_O)        0.124    23.811 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.505    25.316    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X36Y128        LUT6 (Prop_lut6_I0_O)        0.124    25.440 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__4/O
                         net (fo=33, routed)          1.378    26.818    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.942 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.080    28.022    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X35Y100        LUT4 (Prop_lut4_I1_O)        0.124    28.146 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=6, routed)           0.628    28.774    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_13
    SLICE_X36Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.898 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1_comp/O
                         net (fo=136, routed)         1.828    30.726    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X2Y103         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.592    29.789    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y103         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism              0.542    30.331    
                         clock uncertainty           -0.062    30.269    
    SLICE_X2Y103         FDCE (Setup_fdce_C_CE)      -0.169    30.100    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         30.100    
                         arrival time                         -30.726    
  -------------------------------------------------------------------
                         slack                                 -0.626    

Slack (VIOLATED) :        -0.626ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.438ns  (logic 2.972ns (14.542%)  route 17.466ns (85.458%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.789ns = ( 29.789 - 20.000 ) 
    Source Clock Delay      (SCD):    10.288ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.627    10.288    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y108        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDCE (Prop_fdce_C_Q)         0.456    10.744 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/Q
                         net (fo=31, routed)          0.875    11.619    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[14]
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124    11.743 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1/O
                         net (fo=1, routed)           0.841    12.584    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1_n_0
    SLICE_X28Y108        LUT6 (Prop_lut6_I1_O)        0.124    12.708 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.601    13.309    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X31Y108        LUT3 (Prop_lut3_I0_O)        0.124    13.433 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.691    14.124    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I1_O)        0.124    14.248 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           0.933    15.181    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I3_O)        0.124    15.305 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.305    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.837 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.811    16.648    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.772 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.417    17.190    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.124    17.314 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.377    19.691    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X38Y156        LUT6 (Prop_lut6_I2_O)        0.124    19.815 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[46]_i_4/O
                         net (fo=47, routed)          1.225    21.040    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_11
    SLICE_X40Y160        LUT6 (Prop_lut6_I0_O)        0.124    21.164 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_9/O
                         net (fo=14, routed)          0.829    21.993    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_10
    SLICE_X40Y156        LUT5 (Prop_lut5_I3_O)        0.124    22.117 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_21/O
                         net (fo=2, routed)           0.622    22.738    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[7]_i_4__0_0
    SLICE_X36Y153        LUT2 (Prop_lut2_I1_O)        0.124    22.862 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_9/O
                         net (fo=2, routed)           0.825    23.687    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[1]_2
    SLICE_X36Y151        LUT6 (Prop_lut6_I2_O)        0.124    23.811 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.505    25.316    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X36Y128        LUT6 (Prop_lut6_I0_O)        0.124    25.440 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__4/O
                         net (fo=33, routed)          1.378    26.818    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.942 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.080    28.022    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X35Y100        LUT4 (Prop_lut4_I1_O)        0.124    28.146 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=6, routed)           0.628    28.774    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_13
    SLICE_X36Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.898 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1_comp/O
                         net (fo=136, routed)         1.828    30.726    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X2Y103         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.592    29.789    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y103         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[58]/C
                         clock pessimism              0.542    30.331    
                         clock uncertainty           -0.062    30.269    
    SLICE_X2Y103         FDCE (Setup_fdce_C_CE)      -0.169    30.100    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[58]
  -------------------------------------------------------------------
                         required time                         30.100    
                         arrival time                         -30.726    
  -------------------------------------------------------------------
                         slack                                 -0.626    

Slack (VIOLATED) :        -0.626ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[63]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.438ns  (logic 2.972ns (14.542%)  route 17.466ns (85.458%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.789ns = ( 29.789 - 20.000 ) 
    Source Clock Delay      (SCD):    10.288ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.627    10.288    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y108        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDCE (Prop_fdce_C_Q)         0.456    10.744 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/Q
                         net (fo=31, routed)          0.875    11.619    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[14]
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124    11.743 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1/O
                         net (fo=1, routed)           0.841    12.584    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1_n_0
    SLICE_X28Y108        LUT6 (Prop_lut6_I1_O)        0.124    12.708 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.601    13.309    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X31Y108        LUT3 (Prop_lut3_I0_O)        0.124    13.433 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.691    14.124    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I1_O)        0.124    14.248 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           0.933    15.181    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I3_O)        0.124    15.305 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.305    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.837 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.811    16.648    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.772 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.417    17.190    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.124    17.314 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.377    19.691    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X38Y156        LUT6 (Prop_lut6_I2_O)        0.124    19.815 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[46]_i_4/O
                         net (fo=47, routed)          1.225    21.040    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_11
    SLICE_X40Y160        LUT6 (Prop_lut6_I0_O)        0.124    21.164 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_9/O
                         net (fo=14, routed)          0.829    21.993    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_10
    SLICE_X40Y156        LUT5 (Prop_lut5_I3_O)        0.124    22.117 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_21/O
                         net (fo=2, routed)           0.622    22.738    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[7]_i_4__0_0
    SLICE_X36Y153        LUT2 (Prop_lut2_I1_O)        0.124    22.862 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_9/O
                         net (fo=2, routed)           0.825    23.687    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[1]_2
    SLICE_X36Y151        LUT6 (Prop_lut6_I2_O)        0.124    23.811 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.505    25.316    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X36Y128        LUT6 (Prop_lut6_I0_O)        0.124    25.440 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__4/O
                         net (fo=33, routed)          1.378    26.818    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.942 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.080    28.022    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X35Y100        LUT4 (Prop_lut4_I1_O)        0.124    28.146 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=6, routed)           0.628    28.774    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_13
    SLICE_X36Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.898 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1_comp/O
                         net (fo=136, routed)         1.828    30.726    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X2Y103         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.592    29.789    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y103         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[63]/C
                         clock pessimism              0.542    30.331    
                         clock uncertainty           -0.062    30.269    
    SLICE_X2Y103         FDCE (Setup_fdce_C_CE)      -0.169    30.100    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[63]
  -------------------------------------------------------------------
                         required time                         30.100    
                         arrival time                         -30.726    
  -------------------------------------------------------------------
                         slack                                 -0.626    

Slack (VIOLATED) :        -0.626ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[66]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.438ns  (logic 2.972ns (14.542%)  route 17.466ns (85.458%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.789ns = ( 29.789 - 20.000 ) 
    Source Clock Delay      (SCD):    10.288ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.627    10.288    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y108        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDCE (Prop_fdce_C_Q)         0.456    10.744 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/Q
                         net (fo=31, routed)          0.875    11.619    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[14]
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124    11.743 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1/O
                         net (fo=1, routed)           0.841    12.584    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1_n_0
    SLICE_X28Y108        LUT6 (Prop_lut6_I1_O)        0.124    12.708 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.601    13.309    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X31Y108        LUT3 (Prop_lut3_I0_O)        0.124    13.433 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.691    14.124    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I1_O)        0.124    14.248 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           0.933    15.181    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I3_O)        0.124    15.305 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.305    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.837 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.811    16.648    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.772 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.417    17.190    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.124    17.314 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.377    19.691    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X38Y156        LUT6 (Prop_lut6_I2_O)        0.124    19.815 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[46]_i_4/O
                         net (fo=47, routed)          1.225    21.040    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_11
    SLICE_X40Y160        LUT6 (Prop_lut6_I0_O)        0.124    21.164 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_9/O
                         net (fo=14, routed)          0.829    21.993    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_10
    SLICE_X40Y156        LUT5 (Prop_lut5_I3_O)        0.124    22.117 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_21/O
                         net (fo=2, routed)           0.622    22.738    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[7]_i_4__0_0
    SLICE_X36Y153        LUT2 (Prop_lut2_I1_O)        0.124    22.862 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_9/O
                         net (fo=2, routed)           0.825    23.687    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[1]_2
    SLICE_X36Y151        LUT6 (Prop_lut6_I2_O)        0.124    23.811 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.505    25.316    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X36Y128        LUT6 (Prop_lut6_I0_O)        0.124    25.440 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__4/O
                         net (fo=33, routed)          1.378    26.818    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.942 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.080    28.022    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X35Y100        LUT4 (Prop_lut4_I1_O)        0.124    28.146 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=6, routed)           0.628    28.774    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_13
    SLICE_X36Y101        LUT6 (Prop_lut6_I4_O)        0.124    28.898 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1_comp/O
                         net (fo=136, routed)         1.828    30.726    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X2Y103         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.592    29.789    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y103         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[66]/C
                         clock pessimism              0.542    30.331    
                         clock uncertainty           -0.062    30.269    
    SLICE_X2Y103         FDCE (Setup_fdce_C_CE)      -0.169    30.100    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[66]
  -------------------------------------------------------------------
                         required time                         30.100    
                         arrival time                         -30.726    
  -------------------------------------------------------------------
                         slack                                 -0.626    

Slack (VIOLATED) :        -0.616ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.281ns  (logic 4.581ns (22.588%)  route 15.700ns (77.412%))
  Logic Levels:           28  (CARRY4=6 LUT3=1 LUT4=3 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.696ns = ( 29.696 - 20.000 ) 
    Source Clock Delay      (SCD):    10.469ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.807    10.469    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X16Y166        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDCE (Prop_fdce_C_Q)         0.456    10.925 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=25, routed)          0.874    11.799    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]_6
    SLICE_X15Y167        LUT4 (Prop_lut4_I2_O)        0.124    11.923 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___73_i_1/O
                         net (fo=12, routed)          0.512    12.434    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[0]_5
    SLICE_X17Y167        LUT5 (Prop_lut5_I4_O)        0.124    12.558 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_3/O
                         net (fo=3, routed)           0.430    12.988    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[6]_2
    SLICE_X17Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.112 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_1/O
                         net (fo=8, routed)           0.933    14.045    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[13]_1
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124    14.169 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___57_i_3/O
                         net (fo=6, routed)           0.427    14.596    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[17]_2
    SLICE_X0Y169         LUT5 (Prop_lut5_I0_O)        0.124    14.720 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[0]_i_3__31/O
                         net (fo=3, routed)           0.304    15.024    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_1
    SLICE_X0Y169         LUT5 (Prop_lut5_I1_O)        0.124    15.148 r  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[30]_i_3__19/O
                         net (fo=98, routed)          2.086    17.233    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[5]_0
    SLICE_X34Y132        LUT6 (Prop_lut6_I3_O)        0.124    17.357 f  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[9]_i_11__5/O
                         net (fo=4, routed)           0.725    18.082    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t3_ff/dout[9]_i_2__23_1
    SLICE_X35Y132        LUT6 (Prop_lut6_I5_O)        0.124    18.206 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t3_ff/dout[9]_i_4__10/O
                         net (fo=2, routed)           0.789    18.995    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[8]_2
    SLICE_X34Y131        LUT3 (Prop_lut3_I0_O)        0.124    19.119 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_2__23/O
                         net (fo=3, routed)           0.668    19.787    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_3
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.124    19.911 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[10]_i_3__10/O
                         net (fo=7, routed)           0.463    20.374    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_14
    SLICE_X36Y130        LUT4 (Prop_lut4_I3_O)        0.124    20.498 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__28/O
                         net (fo=30, routed)          1.324    21.822    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I5_O)        0.124    21.946 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__26/O
                         net (fo=44, routed)          0.764    22.711    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[2]_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    22.835 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10/O
                         net (fo=8, routed)           0.367    23.201    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    23.325 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__9/O
                         net (fo=33, routed)          0.550    23.875    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[3]_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I5_O)        0.124    23.999 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[3]_i_1__41/O
                         net (fo=40, routed)          0.943    24.943    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[38][0]
    SLICE_X41Y108        LUT6 (Prop_lut6_I3_O)        0.124    25.067 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__9/O
                         net (fo=41, routed)          0.637    25.704    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[2]_4
    SLICE_X47Y104        LUT6 (Prop_lut6_I3_O)        0.124    25.828 f  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[11]_i_5__4/O
                         net (fo=9, routed)           0.601    26.429    swervolf/swerv_eh1/swerv/dec/tlu/mip_ff/dout_reg[8]_0
    SLICE_X47Y107        LUT6 (Prop_lut6_I4_O)        0.124    26.553 r  swervolf/swerv_eh1/swerv/dec/tlu/mip_ff/dout[11]_i_2__17/O
                         net (fo=4, routed)           0.844    27.397    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13_0
    SLICE_X42Y110        LUT6 (Prop_lut6_I3_O)        0.124    27.521 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[7]_i_16/O
                         net (fo=1, routed)           0.000    27.521    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[7]_i_16_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.034 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.034    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.151 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.151    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.268 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.268    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_11_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.385 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.385    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.502 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.502    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_11_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.741 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[30]_i_18/O[2]
                         net (fo=1, routed)           0.442    29.182    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[25]
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.301    29.483 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[26]_i_9__0/O
                         net (fo=1, routed)           0.443    29.926    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[26]_0
    SLICE_X36Y115        LUT6 (Prop_lut6_I5_O)        0.124    30.050 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[26]_i_4__1/O
                         net (fo=1, routed)           0.575    30.625    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[26]
    SLICE_X37Y116        LUT6 (Prop_lut6_I2_O)        0.124    30.749 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[26]_i_1__23/O
                         net (fo=1, routed)           0.000    30.749    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[26]
    SLICE_X37Y116        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.499    29.696    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X37Y116        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[26]/C
                         clock pessimism              0.471    30.167    
                         clock uncertainty           -0.062    30.105    
    SLICE_X37Y116        FDCE (Setup_fdce_C_D)        0.029    30.134    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         30.134    
                         arrival time                         -30.749    
  -------------------------------------------------------------------
                         slack                                 -0.616    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.281ns  (logic 4.319ns (21.296%)  route 15.962ns (78.704%))
  Logic Levels:           25  (CARRY4=3 LUT3=1 LUT4=3 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 29.699 - 20.000 ) 
    Source Clock Delay      (SCD):    10.469ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.807    10.469    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X16Y166        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDCE (Prop_fdce_C_Q)         0.456    10.925 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=25, routed)          0.874    11.799    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]_6
    SLICE_X15Y167        LUT4 (Prop_lut4_I2_O)        0.124    11.923 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___73_i_1/O
                         net (fo=12, routed)          0.512    12.434    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[0]_5
    SLICE_X17Y167        LUT5 (Prop_lut5_I4_O)        0.124    12.558 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_3/O
                         net (fo=3, routed)           0.430    12.988    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[6]_2
    SLICE_X17Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.112 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_1/O
                         net (fo=8, routed)           0.933    14.045    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[13]_1
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124    14.169 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___57_i_3/O
                         net (fo=6, routed)           0.427    14.596    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[17]_2
    SLICE_X0Y169         LUT5 (Prop_lut5_I0_O)        0.124    14.720 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[0]_i_3__31/O
                         net (fo=3, routed)           0.304    15.024    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_1
    SLICE_X0Y169         LUT5 (Prop_lut5_I1_O)        0.124    15.148 r  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[30]_i_3__19/O
                         net (fo=98, routed)          2.086    17.233    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[5]_0
    SLICE_X34Y132        LUT6 (Prop_lut6_I3_O)        0.124    17.357 f  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[9]_i_11__5/O
                         net (fo=4, routed)           0.725    18.082    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t3_ff/dout[9]_i_2__23_1
    SLICE_X35Y132        LUT6 (Prop_lut6_I5_O)        0.124    18.206 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t3_ff/dout[9]_i_4__10/O
                         net (fo=2, routed)           0.789    18.995    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[8]_2
    SLICE_X34Y131        LUT3 (Prop_lut3_I0_O)        0.124    19.119 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_2__23/O
                         net (fo=3, routed)           0.668    19.787    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_3
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.124    19.911 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[10]_i_3__10/O
                         net (fo=7, routed)           0.463    20.374    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_14
    SLICE_X36Y130        LUT4 (Prop_lut4_I3_O)        0.124    20.498 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__28/O
                         net (fo=30, routed)          1.324    21.822    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I5_O)        0.124    21.946 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__26/O
                         net (fo=44, routed)          0.764    22.711    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[2]_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    22.835 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10/O
                         net (fo=8, routed)           0.367    23.201    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    23.325 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__9/O
                         net (fo=33, routed)          0.550    23.875    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[3]_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I5_O)        0.124    23.999 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[3]_i_1__41/O
                         net (fo=40, routed)          0.943    24.943    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[38][0]
    SLICE_X41Y108        LUT6 (Prop_lut6_I3_O)        0.124    25.067 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__9/O
                         net (fo=41, routed)          0.637    25.704    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[2]_4
    SLICE_X47Y104        LUT6 (Prop_lut6_I3_O)        0.124    25.828 f  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[11]_i_5__4/O
                         net (fo=9, routed)           0.601    26.429    swervolf/swerv_eh1/swerv/dec/tlu/mip_ff/dout_reg[8]_0
    SLICE_X47Y107        LUT6 (Prop_lut6_I4_O)        0.124    26.553 r  swervolf/swerv_eh1/swerv/dec/tlu/mip_ff/dout[11]_i_2__17/O
                         net (fo=4, routed)           0.844    27.397    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13_0
    SLICE_X42Y110        LUT6 (Prop_lut6_I3_O)        0.124    27.521 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[7]_i_16/O
                         net (fo=1, routed)           0.000    27.521    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[7]_i_16_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.034 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.034    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.151 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.151    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.474 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_11/O[1]
                         net (fo=1, routed)           0.445    28.918    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[12]
    SLICE_X41Y112        LUT6 (Prop_lut6_I5_O)        0.306    29.224 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[13]_i_9__1/O
                         net (fo=1, routed)           0.713    29.937    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[13]_7
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.124    30.061 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[13]_i_4__4/O
                         net (fo=1, routed)           0.564    30.626    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[13]_2
    SLICE_X31Y114        LUT6 (Prop_lut6_I3_O)        0.124    30.750 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[13]_i_1__53/O
                         net (fo=1, routed)           0.000    30.750    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[13]
    SLICE_X31Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.502    29.699    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X31Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[13]/C
                         clock pessimism              0.471    30.170    
                         clock uncertainty           -0.062    30.108    
    SLICE_X31Y114        FDCE (Setup_fdce_C_D)        0.031    30.139    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         30.139    
                         arrival time                         -30.750    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.593ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.303ns  (logic 4.436ns (21.849%)  route 15.867ns (78.151%))
  Logic Levels:           26  (CARRY4=4 LUT3=1 LUT4=3 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.693ns = ( 29.693 - 20.000 ) 
    Source Clock Delay      (SCD):    10.469ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.807    10.469    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X16Y166        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDCE (Prop_fdce_C_Q)         0.456    10.925 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=25, routed)          0.874    11.799    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]_6
    SLICE_X15Y167        LUT4 (Prop_lut4_I2_O)        0.124    11.923 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___73_i_1/O
                         net (fo=12, routed)          0.512    12.434    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[0]_5
    SLICE_X17Y167        LUT5 (Prop_lut5_I4_O)        0.124    12.558 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_3/O
                         net (fo=3, routed)           0.430    12.988    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[6]_2
    SLICE_X17Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.112 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_1/O
                         net (fo=8, routed)           0.933    14.045    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[13]_1
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124    14.169 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___57_i_3/O
                         net (fo=6, routed)           0.427    14.596    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[17]_2
    SLICE_X0Y169         LUT5 (Prop_lut5_I0_O)        0.124    14.720 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[0]_i_3__31/O
                         net (fo=3, routed)           0.304    15.024    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_1
    SLICE_X0Y169         LUT5 (Prop_lut5_I1_O)        0.124    15.148 r  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[30]_i_3__19/O
                         net (fo=98, routed)          2.086    17.233    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[5]_0
    SLICE_X34Y132        LUT6 (Prop_lut6_I3_O)        0.124    17.357 f  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[9]_i_11__5/O
                         net (fo=4, routed)           0.725    18.082    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t3_ff/dout[9]_i_2__23_1
    SLICE_X35Y132        LUT6 (Prop_lut6_I5_O)        0.124    18.206 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t3_ff/dout[9]_i_4__10/O
                         net (fo=2, routed)           0.789    18.995    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[8]_2
    SLICE_X34Y131        LUT3 (Prop_lut3_I0_O)        0.124    19.119 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[9]_i_2__23/O
                         net (fo=3, routed)           0.668    19.787    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[5]_3
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.124    19.911 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[10]_i_3__10/O
                         net (fo=7, routed)           0.463    20.374    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_14
    SLICE_X36Y130        LUT4 (Prop_lut4_I3_O)        0.124    20.498 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__28/O
                         net (fo=30, routed)          1.324    21.822    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I5_O)        0.124    21.946 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__26/O
                         net (fo=44, routed)          0.764    22.711    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[2]_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    22.835 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10/O
                         net (fo=8, routed)           0.367    23.201    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I3_O)        0.124    23.325 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__9/O
                         net (fo=33, routed)          0.550    23.875    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[3]_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I5_O)        0.124    23.999 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[3]_i_1__41/O
                         net (fo=40, routed)          0.943    24.943    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[38][0]
    SLICE_X41Y108        LUT6 (Prop_lut6_I3_O)        0.124    25.067 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__9/O
                         net (fo=41, routed)          0.637    25.704    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[2]_4
    SLICE_X47Y104        LUT6 (Prop_lut6_I3_O)        0.124    25.828 f  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[11]_i_5__4/O
                         net (fo=9, routed)           0.601    26.429    swervolf/swerv_eh1/swerv/dec/tlu/mip_ff/dout_reg[8]_0
    SLICE_X47Y107        LUT6 (Prop_lut6_I4_O)        0.124    26.553 r  swervolf/swerv_eh1/swerv/dec/tlu/mip_ff/dout[11]_i_2__17/O
                         net (fo=4, routed)           0.844    27.397    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13_0
    SLICE_X42Y110        LUT6 (Prop_lut6_I3_O)        0.124    27.521 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[7]_i_16/O
                         net (fo=1, routed)           0.000    27.521    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[7]_i_16_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.034 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.034    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.151 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.151    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.268 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.268    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_11_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.591 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/O[1]
                         net (fo=1, routed)           0.452    29.043    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[16]
    SLICE_X39Y113        LUT6 (Prop_lut6_I5_O)        0.306    29.349 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[17]_i_9__2/O
                         net (fo=1, routed)           0.517    29.866    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[17]_1
    SLICE_X38Y113        LUT6 (Prop_lut6_I5_O)        0.124    29.990 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[17]_i_4__7/O
                         net (fo=1, routed)           0.657    30.647    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]_3
    SLICE_X30Y119        LUT6 (Prop_lut6_I3_O)        0.124    30.771 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[17]_i_1__49/O
                         net (fo=1, routed)           0.000    30.771    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[17]
    SLICE_X30Y119        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.496    29.693    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X30Y119        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[17]/C
                         clock pessimism              0.471    30.164    
                         clock uncertainty           -0.062    30.102    
    SLICE_X30Y119        FDCE (Setup_fdce_C_D)        0.077    30.179    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         30.179    
                         arrival time                         -30.771    
  -------------------------------------------------------------------
                         slack                                 -0.593    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[33]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.351ns  (logic 2.972ns (14.604%)  route 17.379ns (85.396%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.784ns = ( 29.784 - 20.000 ) 
    Source Clock Delay      (SCD):    10.288ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.627    10.288    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y108        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDCE (Prop_fdce_C_Q)         0.456    10.744 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/Q
                         net (fo=31, routed)          0.875    11.619    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[14]
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124    11.743 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1/O
                         net (fo=1, routed)           0.841    12.584    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1_n_0
    SLICE_X28Y108        LUT6 (Prop_lut6_I1_O)        0.124    12.708 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.601    13.309    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X31Y108        LUT3 (Prop_lut3_I0_O)        0.124    13.433 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.691    14.124    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I1_O)        0.124    14.248 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           0.933    15.181    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I3_O)        0.124    15.305 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.305    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.837 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.811    16.648    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.772 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.417    17.190    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.124    17.314 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.377    19.691    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X38Y156        LUT6 (Prop_lut6_I2_O)        0.124    19.815 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[46]_i_4/O
                         net (fo=47, routed)          1.225    21.040    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_11
    SLICE_X40Y160        LUT6 (Prop_lut6_I0_O)        0.124    21.164 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_9/O
                         net (fo=14, routed)          0.829    21.993    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_10
    SLICE_X40Y156        LUT5 (Prop_lut5_I3_O)        0.124    22.117 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_21/O
                         net (fo=2, routed)           0.622    22.738    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[7]_i_4__0_0
    SLICE_X36Y153        LUT2 (Prop_lut2_I1_O)        0.124    22.862 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_9/O
                         net (fo=2, routed)           0.825    23.687    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[1]_2
    SLICE_X36Y151        LUT6 (Prop_lut6_I2_O)        0.124    23.811 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.505    25.316    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X36Y128        LUT6 (Prop_lut6_I0_O)        0.124    25.440 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__4/O
                         net (fo=33, routed)          1.378    26.818    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.942 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.080    28.022    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X35Y100        LUT4 (Prop_lut4_I1_O)        0.124    28.146 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=6, routed)           0.697    28.843    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_13
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.124    28.967 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1_comp/O
                         net (fo=135, routed)         1.672    30.639    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X1Y113         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.587    29.784    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y113         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[33]/C
                         clock pessimism              0.542    30.326    
                         clock uncertainty           -0.062    30.264    
    SLICE_X1Y113         FDCE (Setup_fdce_C_CE)      -0.205    30.059    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[33]
  -------------------------------------------------------------------
                         required time                         30.059    
                         arrival time                         -30.639    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[39]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.351ns  (logic 2.972ns (14.604%)  route 17.379ns (85.396%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.784ns = ( 29.784 - 20.000 ) 
    Source Clock Delay      (SCD):    10.288ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.627    10.288    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y108        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDCE (Prop_fdce_C_Q)         0.456    10.744 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/Q
                         net (fo=31, routed)          0.875    11.619    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[14]
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124    11.743 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1/O
                         net (fo=1, routed)           0.841    12.584    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1_n_0
    SLICE_X28Y108        LUT6 (Prop_lut6_I1_O)        0.124    12.708 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.601    13.309    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X31Y108        LUT3 (Prop_lut3_I0_O)        0.124    13.433 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.691    14.124    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I1_O)        0.124    14.248 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           0.933    15.181    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I3_O)        0.124    15.305 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.305    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.837 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.811    16.648    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.772 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.417    17.190    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.124    17.314 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.377    19.691    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X38Y156        LUT6 (Prop_lut6_I2_O)        0.124    19.815 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[46]_i_4/O
                         net (fo=47, routed)          1.225    21.040    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_11
    SLICE_X40Y160        LUT6 (Prop_lut6_I0_O)        0.124    21.164 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_9/O
                         net (fo=14, routed)          0.829    21.993    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_10
    SLICE_X40Y156        LUT5 (Prop_lut5_I3_O)        0.124    22.117 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_21/O
                         net (fo=2, routed)           0.622    22.738    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[7]_i_4__0_0
    SLICE_X36Y153        LUT2 (Prop_lut2_I1_O)        0.124    22.862 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_9/O
                         net (fo=2, routed)           0.825    23.687    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[1]_2
    SLICE_X36Y151        LUT6 (Prop_lut6_I2_O)        0.124    23.811 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.505    25.316    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X36Y128        LUT6 (Prop_lut6_I0_O)        0.124    25.440 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__4/O
                         net (fo=33, routed)          1.378    26.818    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.942 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.080    28.022    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X35Y100        LUT4 (Prop_lut4_I1_O)        0.124    28.146 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=6, routed)           0.697    28.843    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_13
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.124    28.967 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1_comp/O
                         net (fo=135, routed)         1.672    30.639    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X1Y113         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.587    29.784    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y113         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[39]/C
                         clock pessimism              0.542    30.326    
                         clock uncertainty           -0.062    30.264    
    SLICE_X1Y113         FDCE (Setup_fdce_C_CE)      -0.205    30.059    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[39]
  -------------------------------------------------------------------
                         required time                         30.059    
                         arrival time                         -30.639    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[46]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.351ns  (logic 2.972ns (14.604%)  route 17.379ns (85.396%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.784ns = ( 29.784 - 20.000 ) 
    Source Clock Delay      (SCD):    10.288ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.627    10.288    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y108        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDCE (Prop_fdce_C_Q)         0.456    10.744 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]/Q
                         net (fo=31, routed)          0.875    11.619    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[14]
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124    11.743 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1/O
                         net (fo=1, routed)           0.841    12.584    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_4__1_n_0
    SLICE_X28Y108        LUT6 (Prop_lut6_I1_O)        0.124    12.708 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.601    13.309    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X31Y108        LUT3 (Prop_lut3_I0_O)        0.124    13.433 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.691    14.124    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I1_O)        0.124    14.248 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[58]_i_1__3/O
                         net (fo=4, routed)           0.933    15.181    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I3_O)        0.124    15.305 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    15.305    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.837 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.811    16.648    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X14Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.772 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.417    17.190    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.124    17.314 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         2.377    19.691    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X38Y156        LUT6 (Prop_lut6_I2_O)        0.124    19.815 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[46]_i_4/O
                         net (fo=47, routed)          1.225    21.040    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_11
    SLICE_X40Y160        LUT6 (Prop_lut6_I0_O)        0.124    21.164 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_9/O
                         net (fo=14, routed)          0.829    21.993    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_10
    SLICE_X40Y156        LUT5 (Prop_lut5_I3_O)        0.124    22.117 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_21/O
                         net (fo=2, routed)           0.622    22.738    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[7]_i_4__0_0
    SLICE_X36Y153        LUT2 (Prop_lut2_I1_O)        0.124    22.862 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_9/O
                         net (fo=2, routed)           0.825    23.687    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[1]_2
    SLICE_X36Y151        LUT6 (Prop_lut6_I2_O)        0.124    23.811 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[56]_i_2__0/O
                         net (fo=15, routed)          1.505    25.316    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[56]
    SLICE_X36Y128        LUT6 (Prop_lut6_I0_O)        0.124    25.440 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__4/O
                         net (fo=33, routed)          1.378    26.818    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[7]_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I4_O)        0.124    26.942 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.080    28.022    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X35Y100        LUT4 (Prop_lut4_I1_O)        0.124    28.146 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=6, routed)           0.697    28.843    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_13
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.124    28.967 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1_comp/O
                         net (fo=135, routed)         1.672    30.639    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X1Y113         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.587    29.784    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y113         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[46]/C
                         clock pessimism              0.542    30.326    
                         clock uncertainty           -0.062    30.264    
    SLICE_X1Y113         FDCE (Setup_fdce_C_CE)      -0.205    30.059    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[46]
  -------------------------------------------------------------------
                         required time                         30.059    
                         arrival time                         -30.639    
  -------------------------------------------------------------------
                         slack                                 -0.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.912%)  route 0.238ns (56.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.570     3.217    swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     3.358 r  swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[25]/Q
                         net (fo=2, routed)           0.238     3.596    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/pc3_0[25]
    SLICE_X15Y102        LUT5 (Prop_lut5_I1_O)        0.045     3.641 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[25]_i_1__3/O
                         net (fo=1, routed)           0.000     3.641    swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/pc1_in[25]
    SLICE_X15Y102        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.843     4.104    swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X15Y102        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[25]/C
                         clock pessimism             -0.613     3.490    
    SLICE_X15Y102        FDCE (Hold_fdce_C_D)         0.092     3.582    swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.582    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.511%)  route 0.256ns (64.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.131ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.603     3.250    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X1Y99          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     3.391 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[16]/Q
                         net (fo=2, routed)           0.256     3.647    swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/i1_predict_p_d[prett][1]
    SLICE_X7Y106         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.869     4.131    swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X7Y106         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[18]/C
                         clock pessimism             -0.613     3.517    
    SLICE_X7Y106         FDCE (Hold_fdce_C_D)         0.070     3.587    swervolf/swerv_eh1/swerv/exu/i1_alu_e1/predictpacketff/genblock.dff/dffs/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.587    
                         arrival time                           3.647    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.026%)  route 0.217ns (56.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.565     3.212    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X66Y101        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.164     3.376 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/Q
                         net (fo=2, routed)           0.217     3.594    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr_n_0_][12]
    SLICE_X71Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.839     4.100    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X71Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]/C
                         clock pessimism             -0.613     3.486    
    SLICE_X71Y99         FDCE (Hold_fdce_C_D)         0.047     3.533    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.594    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way1_data_out/genblock.dff/dffs/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.293%)  route 0.176ns (45.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.669     3.317    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y48          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.164     3.481 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.176     3.657    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dffs/dout_reg_n_0_[4]
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.045     3.702 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dffs/dout[4]_i_1__183/O
                         net (fo=1, routed)           0.000     3.702    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way1_data_out/genblock.dff/dffs/dout_reg[4]_0
    SLICE_X2Y50          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way1_data_out/genblock.dff/dffs/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.876     4.137    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way1_data_out/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y50          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way1_data_out/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism             -0.618     3.518    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.121     3.639    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way1_data_out/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.639    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/dout_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.316%)  route 0.243ns (56.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.565     3.212    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X64Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141     3.353 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[65]/Q
                         net (fo=3, routed)           0.243     3.597    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg_n_0_[65]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.045     3.642 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/dout[61]_i_1__14/O
                         net (fo=1, routed)           0.000     3.642    swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/ifu_axi_rdata[61]
    SLICE_X64Y98         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/dout_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.839     4.100    swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/clk_core_BUFG
    SLICE_X64Y98         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/dout_reg[61]/C
                         clock pessimism             -0.613     3.486    
    SLICE_X64Y98         FDCE (Hold_fdce_C_D)         0.092     3.578    swervolf/swerv_eh1/swerv/ifu/mem_ctl/axi_data_ff/dffs/dffs/dout_reg[61]
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.829%)  route 0.264ns (65.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.134ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.598     3.245    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X81Y105        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDCE (Prop_fdce_C_Q)         0.141     3.386 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][15]/Q
                         net (fo=2, routed)           0.264     3.650    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][15]
    SLICE_X81Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.873     4.134    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X81Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][15]/C
                         clock pessimism             -0.613     3.520    
    SLICE_X81Y99         FDCE (Hold_fdce_C_D)         0.066     3.586    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][15]
  -------------------------------------------------------------------
                         required time                         -3.586    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.733%)  route 0.230ns (55.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.642     3.290    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y161        FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y161        FDCE (Prop_fdce_C_Q)         0.141     3.431 r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_addr_dff/genblock.dff/dffs/dout_reg[12]/Q
                         net (fo=2, routed)           0.230     3.661    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtrQ3_dff/fifo_addr[3]_89[12]
    SLICE_X52Y162        LUT6 (Prop_lut6_I0_O)        0.045     3.706 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtrQ3_dff/dout[12]_i_1__178/O
                         net (fo=1, routed)           0.000     3.706    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/fifo_data_in[3]_100[12]
    SLICE_X52Y162        FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.912     4.173    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y162        FDCE                                         r  swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[12]/C
                         clock pessimism             -0.623     3.551    
    SLICE_X52Y162        FDCE (Hold_fdce_C_D)         0.091     3.642    swervolf/swerv_eh1/swerv/dma_ctrl/GenFifo[3].fifo_data_dff/genblock.dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.642    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.947%)  route 0.274ns (66.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.134ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.594     3.241    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X79Y110        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDCE (Prop_fdce_C_Q)         0.141     3.382 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][0]/Q
                         net (fo=2, routed)           0.274     3.657    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][0]
    SLICE_X81Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.873     4.134    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X81Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][0]/C
                         clock pessimism             -0.613     3.520    
    SLICE_X81Y99         FDCE (Hold_fdce_C_D)         0.070     3.590    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.923%)  route 0.237ns (59.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.168ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.636     3.284    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y167        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y167        FDCE (Prop_fdce_C_Q)         0.164     3.448 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[52]/Q
                         net (fo=2, routed)           0.237     3.685    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[63]_1[20]
    SLICE_X51Y169        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.907     4.168    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y169        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[52]/C
                         clock pessimism             -0.623     3.546    
    SLICE_X51Y169        FDCE (Hold_fdce_C_D)         0.070     3.616    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[52]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.246ns (49.282%)  route 0.253ns (50.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.602     3.249    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dffs/clk_core_BUFG
    SLICE_X6Y50          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDCE (Prop_fdce_C_Q)         0.148     3.397 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.253     3.650    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dffs/dout_reg_n_0_[14]
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.098     3.748 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dffs/dout[14]_i_1__161/O
                         net (fo=1, routed)           0.000     3.748    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout_reg[14]_7
    SLICE_X7Y49          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.945     4.206    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/clk_core_BUFG
    SLICE_X7Y49          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout_reg[14]/C
                         clock pessimism             -0.618     3.587    
    SLICE_X7Y49          FDCE (Hold_fdce_C_D)         0.092     3.679    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.679    
                         arrival time                           3.748    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y20    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y20    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y35    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y35    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y19    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y19    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y30    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y30    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y22    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y22    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y38    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y38    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y38    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y38    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y38    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y38    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y38    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y38    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y90    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y90    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y32    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y32    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y32    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y32    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y32    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y32    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y32    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y32    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y32    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y32    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19  ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.551ns  (required time - arrival time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.518ns (39.990%)  route 0.777ns (60.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.897     3.826    tap/dmi_tck
    SLICE_X2Y43          FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518     4.344 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           0.777     5.121    tap/dmi[13]
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism              0.372   103.801    
                         clock uncertainty           -0.035   103.766    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.093   103.673    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                        103.673    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                 98.551    

Slack (MET) :             98.645ns  (required time - arrival time)
  Source:                 tap/dmi_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.456ns (36.821%)  route 0.782ns (63.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.897     3.826    tap/dmi_tck
    SLICE_X1Y44          FDRE                                         r  tap/dmi_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     4.282 r  tap/dmi_reg[29]/Q
                         net (fo=1, routed)           0.782     5.064    tap/dmi[29]
    SLICE_X1Y44          FDRE                                         r  tap/dmi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X1Y44          FDRE                                         r  tap/dmi_reg[28]/C
                         clock pessimism              0.397   103.826    
                         clock uncertainty           -0.035   103.791    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)       -0.081   103.710    tap/dmi_reg[28]
  -------------------------------------------------------------------
                         required time                        103.710    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                 98.645    

Slack (MET) :             98.651ns  (required time - arrival time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.518ns (40.291%)  route 0.768ns (59.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.897     3.826    tap/dmi_tck
    SLICE_X2Y43          FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518     4.344 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.768     5.112    tap/dmi[3]
    SLICE_X2Y43          FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X2Y43          FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism              0.397   103.826    
                         clock uncertainty           -0.035   103.791    
    SLICE_X2Y43          FDRE (Setup_fdre_C_D)       -0.028   103.763    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                        103.763    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 98.651    

Slack (MET) :             98.655ns  (required time - arrival time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.456ns (36.682%)  route 0.787ns (63.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.897     3.826    tap/dmi_tck
    SLICE_X0Y44          FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     4.282 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.787     5.069    tap/dmi[24]
    SLICE_X0Y44          FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X0Y44          FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism              0.397   103.826    
                         clock uncertainty           -0.035   103.791    
    SLICE_X0Y44          FDRE (Setup_fdre_C_D)       -0.067   103.724    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                        103.724    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                 98.655    

Slack (MET) :             98.663ns  (required time - arrival time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.767%)  route 0.784ns (63.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.897     3.826    tap/dmi_tck
    SLICE_X0Y44          FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     4.282 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.784     5.066    tap/dmi[26]
    SLICE_X0Y44          FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X0Y44          FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism              0.397   103.826    
                         clock uncertainty           -0.035   103.791    
    SLICE_X0Y44          FDRE (Setup_fdre_C_D)       -0.061   103.730    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                        103.730    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 98.663    

Slack (MET) :             98.663ns  (required time - arrival time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.767%)  route 0.784ns (63.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.897     3.826    tap/dmi_tck
    SLICE_X0Y46          FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDSE (Prop_fdse_C_Q)         0.456     4.282 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           0.784     5.066    tap/dmi[6]
    SLICE_X0Y46          FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X0Y46          FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism              0.397   103.826    
                         clock uncertainty           -0.035   103.791    
    SLICE_X0Y46          FDSE (Setup_fdse_C_D)       -0.061   103.730    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                        103.730    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 98.663    

Slack (MET) :             98.665ns  (required time - arrival time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.419ns (38.755%)  route 0.662ns (61.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.897     3.826    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.419     4.245 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           0.662     4.907    tap/dmi[9]
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism              0.397   103.826    
                         clock uncertainty           -0.035   103.791    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.218   103.573    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                        103.573    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                 98.665    

Slack (MET) :             98.670ns  (required time - arrival time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.341%)  route 0.799ns (63.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.897     3.826    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456     4.282 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.799     5.081    tap/dmi[10]
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism              0.397   103.826    
                         clock uncertainty           -0.035   103.791    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.040   103.751    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                        103.751    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                 98.670    

Slack (MET) :             98.691ns  (required time - arrival time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.456ns (38.625%)  route 0.725ns (61.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.897     3.826    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456     4.282 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.725     5.007    tap/dmi[12]
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism              0.397   103.826    
                         clock uncertainty           -0.035   103.791    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.093   103.698    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                        103.698    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                 98.691    

Slack (MET) :             98.743ns  (required time - arrival time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.518ns (46.912%)  route 0.586ns (53.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 103.429 - 100.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.897     3.826    tap/dmi_tck
    SLICE_X2Y43          FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518     4.344 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.586     4.930    tap/dmi[2]
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.768   103.429    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism              0.372   103.801    
                         clock uncertainty           -0.035   103.766    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.092   103.674    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                        103.674    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                 98.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.128     1.533 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.062     1.595    tap/dmi[7]
    SLICE_X0Y46          FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X0Y46          FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.382     1.418    
    SLICE_X0Y46          FDSE (Hold_fdse_C_D)         0.019     1.437    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X1Y43          FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.113     1.659    tap/dmi[19]
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism             -0.382     1.418    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.072     1.490    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X1Y44          FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.113     1.659    tap/dmi[27]
    SLICE_X0Y44          FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X0Y44          FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism             -0.382     1.418    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.072     1.490    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X0Y44          FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.120     1.666    tap/dmi[23]
    SLICE_X1Y43          FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X1Y43          FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism             -0.379     1.421    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.072     1.493    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.118     1.664    tap/dmi[1]
    SLICE_X0Y46          FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X0Y46          FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism             -0.382     1.418    
    SLICE_X0Y46          FDSE (Hold_fdse_C_D)         0.070     1.488    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.106     1.651    tap/dmi[15]
    SLICE_X2Y43          FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X2Y43          FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism             -0.379     1.421    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.052     1.473    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tap/dmi_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X1Y43          FDRE                                         r  tap/dmi_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[22]/Q
                         net (fo=1, routed)           0.176     1.722    tap/dmi[22]
    SLICE_X1Y43          FDRE                                         r  tap/dmi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X1Y43          FDRE                                         r  tap/dmi_reg[21]/C
                         clock pessimism             -0.395     1.405    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.070     1.475    tap/dmi_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.005%)  route 0.165ns (53.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.165     1.711    tap/dmi[11]
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism             -0.395     1.405    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.046     1.451    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.882%)  route 0.170ns (57.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X1Y46          FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.128     1.533 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.170     1.703    tap/dmi[31]
    SLICE_X1Y44          FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X1Y44          FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism             -0.379     1.421    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.018     1.439    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.247%)  route 0.201ns (58.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.668     1.405    tap/dmi_tck
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.201     1.747    tap/dmi[18]
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.945     1.800    tap/dmi_tck
    SLICE_X0Y43          FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism             -0.395     1.405    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.070     1.475    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X0Y46    tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y46    tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y46    tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y46    tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y43    tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y43    tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y43    tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y43    tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y43    tap/dmi_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X0Y46    tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46    tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46    tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46    tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y43    tap/dmi_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y43    tap/dmi_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y43    tap/dmi_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y43    tap/dmi_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y43    tap/dmi_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y43    tap/dmi_reg[18]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X0Y46    tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X0Y46    tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46    tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46    tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46    tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46    tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46    tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y46    tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y43    tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y43    tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       98.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.007ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.606ns (29.945%)  route 1.418ns (70.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 103.029 - 100.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.617     3.406    tap/dtmcs_tck
    SLICE_X63Y107        FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.456     3.862 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.418     5.279    tap/dtmcs[34]
    SLICE_X70Y121        LUT3 (Prop_lut3_I2_O)        0.150     5.429 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.429    tap/dtmcs[33]_i_2_n_0
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.487   103.029    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.324   103.354    
                         clock uncertainty           -0.035   103.318    
    SLICE_X70Y121        FDRE (Setup_fdre_C_D)        0.118   103.436    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.436    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                 98.007    

Slack (MET) :             98.089ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.744ns (40.620%)  route 1.088ns (59.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 103.039 - 100.000 ) 
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.694     3.483    tap/dtmcs_tck
    SLICE_X73Y115        FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDRE (Prop_fdre_C_Q)         0.419     3.902 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           1.088     4.989    tap/dtmcs[3]
    SLICE_X68Y109        LUT3 (Prop_lut3_I2_O)        0.325     5.314 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     5.314    tap/dtmcs[2]_i_1_n_0
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.039    tap/dtmcs_tck
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.324   103.364    
                         clock uncertainty           -0.035   103.328    
    SLICE_X68Y109        FDRE (Setup_fdre_C_D)        0.075   103.403    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.403    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                 98.089    

Slack (MET) :             98.108ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.419ns (25.912%)  route 1.198ns (74.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 103.117 - 100.000 ) 
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.612     3.401    tap/dtmcs_tck
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y115        FDRE (Prop_fdre_C_Q)         0.419     3.820 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           1.198     5.018    tap/dtmcs[4]
    SLICE_X72Y116        FDRE                                         r  tap/dtmcs_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.575   103.117    tap/dtmcs_tck
    SLICE_X72Y116        FDRE                                         r  tap/dtmcs_r_reg[4]/C
                         clock pessimism              0.324   103.442    
                         clock uncertainty           -0.035   103.406    
    SLICE_X72Y116        FDRE (Setup_fdre_C_D)       -0.281   103.125    tap/dtmcs_r_reg[4]
  -------------------------------------------------------------------
                         required time                        103.125    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                 98.108    

Slack (MET) :             98.117ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.419ns (28.405%)  route 1.056ns (71.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 103.038 - 100.000 ) 
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.694     3.483    tap/dtmcs_tck
    SLICE_X73Y115        FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDRE (Prop_fdre_C_Q)         0.419     3.902 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           1.056     4.958    tap/dtmcs[3]
    SLICE_X68Y111        FDRE                                         r  tap/dtmcs_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.496   103.038    tap/dtmcs_tck
    SLICE_X68Y111        FDRE                                         r  tap/dtmcs_r_reg[3]/C
                         clock pessimism              0.324   103.363    
                         clock uncertainty           -0.035   103.327    
    SLICE_X68Y111        FDRE (Setup_fdre_C_D)       -0.253   103.074    tap/dtmcs_r_reg[3]
  -------------------------------------------------------------------
                         required time                        103.074    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                 98.117    

Slack (MET) :             98.158ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.606ns (32.714%)  route 1.246ns (67.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.617     3.406    tap/dtmcs_tck
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_fdre_C_Q)         0.456     3.862 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           1.246     5.108    tap/dtmcs[7]
    SLICE_X71Y115        LUT3 (Prop_lut3_I2_O)        0.150     5.258 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     5.258    tap/dtmcs[6]_i_1_n_0
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.493   103.035    tap/dtmcs_tck
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.341   103.377    
                         clock uncertainty           -0.035   103.341    
    SLICE_X71Y115        FDRE (Setup_fdre_C_D)        0.075   103.416    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.416    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                 98.158    

Slack (MET) :             98.210ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.419ns (28.751%)  route 1.038ns (71.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 103.038 - 100.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.617     3.406    tap/dtmcs_tck
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_fdre_C_Q)         0.419     3.825 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           1.038     4.863    tap/dtmcs[2]
    SLICE_X61Y106        FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.496   103.038    tap/dtmcs_tck
    SLICE_X61Y106        FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism              0.324   103.363    
                         clock uncertainty           -0.035   103.327    
    SLICE_X61Y106        FDRE (Setup_fdre_C_D)       -0.254   103.073    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                        103.073    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                 98.210    

Slack (MET) :             98.217ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.716ns (40.255%)  route 1.063ns (59.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 103.112 - 100.000 ) 
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.687     3.476    tap/dtmcs_tck
    SLICE_X72Y121        FDRE                                         r  tap/dtmcs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.419     3.895 r  tap/dtmcs_reg[31]/Q
                         net (fo=2, routed)           1.063     4.957    tap/dtmcs[31]
    SLICE_X72Y121        LUT3 (Prop_lut3_I2_O)        0.297     5.254 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     5.254    tap/dtmcs[30]_i_1_n_0
    SLICE_X72Y121        FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.570   103.112    tap/dtmcs_tck
    SLICE_X72Y121        FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.363   103.476    
                         clock uncertainty           -0.035   103.440    
    SLICE_X72Y121        FDRE (Setup_fdre_C_D)        0.031   103.471    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                        103.471    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 98.217    

Slack (MET) :             98.242ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.748ns (41.621%)  route 1.049ns (58.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.612     3.401    tap/dtmcs_tck
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y115        FDRE (Prop_fdre_C_Q)         0.419     3.820 r  tap/dtmcs_reg[6]/Q
                         net (fo=2, routed)           1.049     4.869    tap/dtmcs[6]
    SLICE_X71Y115        LUT3 (Prop_lut3_I2_O)        0.329     5.198 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     5.198    tap/dtmcs[5]_i_1_n_0
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.493   103.035    tap/dtmcs_tck
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.365   103.401    
                         clock uncertainty           -0.035   103.365    
    SLICE_X71Y115        FDRE (Setup_fdre_C_D)        0.075   103.440    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                        103.440    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                 98.242    

Slack (MET) :             98.253ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.746ns (44.853%)  route 0.917ns (55.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.694     3.483    tap/dtmcs_tck
    SLICE_X73Y115        FDRE                                         r  tap/dtmcs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDRE (Prop_fdre_C_Q)         0.419     3.902 r  tap/dtmcs_reg[21]/Q
                         net (fo=2, routed)           0.917     4.819    tap/dtmcs[21]
    SLICE_X71Y115        LUT3 (Prop_lut3_I2_O)        0.327     5.146 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     5.146    tap/dtmcs[20]_i_1_n_0
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.493   103.035    tap/dtmcs_tck
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.324   103.360    
                         clock uncertainty           -0.035   103.324    
    SLICE_X71Y115        FDRE (Setup_fdre_C_D)        0.075   103.399    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                        103.399    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                 98.253    

Slack (MET) :             98.282ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.802ns (44.551%)  route 0.998ns (55.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 103.029 - 100.000 ) 
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.605     3.394    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDRE (Prop_fdre_C_Q)         0.478     3.872 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.998     4.870    tap/dtmcs[26]
    SLICE_X70Y121        LUT3 (Prop_lut3_I2_O)        0.324     5.194 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     5.194    tap/dtmcs[25]_i_1_n_0
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.487   103.029    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.364   103.394    
                         clock uncertainty           -0.035   103.358    
    SLICE_X70Y121        FDRE (Setup_fdre_C_D)        0.118   103.476    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.476    
                         arrival time                          -5.194    
  -------------------------------------------------------------------
                         slack                                 98.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.229    tap/dtmcs_tck
    SLICE_X61Y106        FDRE                                         r  tap/dtmcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.141     1.370 r  tap/dtmcs_reg[0]/Q
                         net (fo=2, routed)           0.101     1.472    tap/dtmcs_reg_n_0_[0]
    SLICE_X60Y106        LUT3 (Prop_lut3_I0_O)        0.045     1.517 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.517    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X60Y106        FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.832     1.608    tap/dtmcs_tck
    SLICE_X60Y106        FDRE                                         r  tap/dtmcs_r_reg[0]/C
                         clock pessimism             -0.366     1.242    
    SLICE_X60Y106        FDRE (Hold_fdre_C_D)         0.120     1.362    tap/dtmcs_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.431%)  route 0.059ns (28.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.554     1.221    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDRE (Prop_fdre_C_Q)         0.148     1.369 r  tap/dtmcs_reg[33]/Q
                         net (fo=2, routed)           0.059     1.429    tap/dtmcs[33]
    SLICE_X71Y121        FDRE                                         r  tap/dtmcs_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.599    tap/dtmcs_tck
    SLICE_X71Y121        FDRE                                         r  tap/dtmcs_r_reg[33]/C
                         clock pessimism             -0.365     1.234    
    SLICE_X71Y121        FDRE (Hold_fdre_C_D)         0.018     1.252    tap/dtmcs_r_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.257%)  route 0.124ns (46.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.581     1.248    tap/dtmcs_tck
    SLICE_X72Y121        FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDRE (Prop_fdre_C_Q)         0.141     1.389 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           0.124     1.513    tap/dtmcs[30]
    SLICE_X73Y120        FDRE                                         r  tap/dtmcs_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.851     1.627    tap/dtmcs_tck
    SLICE_X73Y120        FDRE                                         r  tap/dtmcs_r_reg[30]/C
                         clock pessimism             -0.364     1.263    
    SLICE_X73Y120        FDRE (Hold_fdre_C_D)         0.070     1.333    tap/dtmcs_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.185%)  route 0.129ns (47.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.563     1.230    tap/dtmcs_tck
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_fdre_C_Q)         0.141     1.371 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           0.129     1.501    tap/dtmcs[7]
    SLICE_X68Y111        FDRE                                         r  tap/dtmcs_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.834     1.609    tap/dtmcs_tck
    SLICE_X68Y111        FDRE                                         r  tap/dtmcs_r_reg[7]/C
                         clock pessimism             -0.364     1.245    
    SLICE_X68Y111        FDRE (Hold_fdre_C_D)         0.070     1.315    tap/dtmcs_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.113%)  route 0.152ns (44.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.229    tap/dtmcs_tck
    SLICE_X61Y106        FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.141     1.370 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           0.152     1.523    tap/dtmcs[1]
    SLICE_X60Y106        LUT3 (Prop_lut3_I0_O)        0.046     1.569 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.569    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X60Y106        FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.832     1.608    tap/dtmcs_tck
    SLICE_X60Y106        FDRE                                         r  tap/dtmcs_r_reg[1]/C
                         clock pessimism             -0.366     1.242    
    SLICE_X60Y106        FDRE (Hold_fdre_C_D)         0.131     1.373    tap/dtmcs_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.434%)  route 0.136ns (51.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.563     1.230    tap/dtmcs_tck
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_fdre_C_Q)         0.128     1.358 r  tap/dtmcs_reg[8]/Q
                         net (fo=2, routed)           0.136     1.495    tap/dtmcs[8]
    SLICE_X67Y109        FDRE                                         r  tap/dtmcs_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.835     1.610    tap/dtmcs_tck
    SLICE_X67Y109        FDRE                                         r  tap/dtmcs_r_reg[8]/C
                         clock pessimism             -0.342     1.268    
    SLICE_X67Y109        FDRE (Hold_fdre_C_D)         0.023     1.291    tap/dtmcs_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.573%)  route 0.117ns (45.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.563     1.230    tap/dtmcs_tck
    SLICE_X63Y107        FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.371 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.117     1.489    tap/dtmcs[37]
    SLICE_X63Y107        FDRE                                         r  tap/dtmcs_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.833     1.609    tap/dtmcs_tck
    SLICE_X63Y107        FDRE                                         r  tap/dtmcs_reg[36]/C
                         clock pessimism             -0.379     1.230    
    SLICE_X63Y107        FDRE (Hold_fdre_C_D)         0.047     1.277    tap/dtmcs_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.423%)  route 0.184ns (56.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.563     1.230    tap/dtmcs_tck
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_fdre_C_Q)         0.141     1.371 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.184     1.555    tap/dtmcs[10]
    SLICE_X67Y109        FDRE                                         r  tap/dtmcs_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.835     1.610    tap/dtmcs_tck
    SLICE_X67Y109        FDRE                                         r  tap/dtmcs_r_reg[10]/C
                         clock pessimism             -0.342     1.268    
    SLICE_X67Y109        FDRE (Hold_fdre_C_D)         0.070     1.338    tap/dtmcs_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.058%)  route 0.186ns (56.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.563     1.230    tap/dtmcs_tck
    SLICE_X63Y107        FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.371 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.186     1.558    tap/dtmcs[37]
    SLICE_X64Y107        FDRE                                         r  tap/dtmcs_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.835     1.610    tap/dtmcs_tck
    SLICE_X64Y107        FDRE                                         r  tap/dtmcs_r_reg[37]/C
                         clock pessimism             -0.342     1.268    
    SLICE_X64Y107        FDRE (Hold_fdre_C_D)         0.072     1.340    tap/dtmcs_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.471%)  route 0.183ns (56.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.563     1.230    tap/dtmcs_tck
    SLICE_X63Y107        FDRE                                         r  tap/dtmcs_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.371 r  tap/dtmcs_reg[35]/Q
                         net (fo=2, routed)           0.183     1.555    tap/dtmcs[35]
    SLICE_X64Y107        FDRE                                         r  tap/dtmcs_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.835     1.610    tap/dtmcs_tck
    SLICE_X64Y107        FDRE                                         r  tap/dtmcs_r_reg[35]/C
                         clock pessimism             -0.342     1.268    
    SLICE_X64Y107        FDRE (Hold_fdre_C_D)         0.066     1.334    tap/dtmcs_r_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y106  tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X67Y109  tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X67Y109  tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X67Y109  tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X67Y109  tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X68Y111  tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X66Y115  tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y114  tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y114  tap/dtmcs_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X66Y115  tap/dtmcs_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X66Y115  tap/dtmcs_r_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X66Y115  tap/dtmcs_r_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y115  tap/dtmcs_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y115  tap/dtmcs_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y115  tap/dtmcs_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y115  tap/dtmcs_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y115  tap/dtmcs_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y115  tap/dtmcs_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y115  tap/dtmcs_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y106  tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y109  tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y109  tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y109  tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y109  tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y109  tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y109  tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y109  tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X67Y109  tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y111  tap/dtmcs_r_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.737ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.088%)  route 0.678ns (53.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.983ns = ( 100.983 - 100.000 ) 
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.154     1.154    tap/idcode_tck
    SLICE_X32Y81         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.456     1.610 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.678     2.288    tap/idcode[0]
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124     2.412 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.412    tap/idcode[0]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.983   100.983    tap/idcode_tck
    SLICE_X32Y81         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.171   101.154    
                         clock uncertainty           -0.035   101.118    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)        0.031   101.149    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.149    
                         arrival time                          -2.412    
  -------------------------------------------------------------------
                         slack                                 98.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.448     0.448    tap/idcode_tck
    SLICE_X32Y81         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.141     0.589 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.242     0.831    tap/idcode[0]
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.876 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.876    tap/idcode[0]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.520     0.520    tap/idcode_tck
    SLICE_X32Y81         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.072     0.448    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.092     0.540    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X32Y81  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X32Y81  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X32Y81  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X32Y81  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X32Y81  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_31_5_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack      -18.593ns,  Total Violation     -220.863ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.593ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.243ns  (logic 3.008ns (57.375%)  route 2.235ns (42.625%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -13.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.291ns = ( 1470.291 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.629  1470.290    swervolf/btn/clk_core_BUFG
    SLICE_X47Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456  1470.746 r  swervolf/btn/btn_col_reg_reg[2]/Q
                         net (fo=16, routed)          0.338  1471.085    swervolf/btn/Q[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637  1471.722 r  swervolf/btn/player_pix2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000  1471.722    swervolf/btn/player_pix2_carry_i_6_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1472.036 r  swervolf/btn/player_pix2_carry_i_5/O[3]
                         net (fo=1, routed)           0.639  1472.675    swervolf/vga/dtg/player_pix2_carry[7]
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.307  1472.982 r  swervolf/vga/dtg/player_pix2_carry_i_1/O
                         net (fo=1, routed)           0.000  1472.982    swervolf/vga/dfnder/player_pix2_carry__0_0[3]
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1473.383 r  swervolf/vga/dfnder/player_pix2_carry/CO[3]
                         net (fo=1, routed)           0.000  1473.383    swervolf/vga/dfnder/player_pix2_carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1473.654 r  swervolf/vga/dfnder/player_pix2_carry__0/CO[0]
                         net (fo=1, routed)           0.442  1474.096    swervolf/vga/dfnder/player_pix2__4
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.373  1474.469 f  swervolf/vga/dfnder/vga_r_reg[3]_i_43/O
                         net (fo=1, routed)           0.149  1474.618    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I3_O)        0.124  1474.742 f  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.316  1475.059    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I1_O)        0.124  1475.183 r  swervolf/vga/dtg/vga_r_reg[3]_i_2/O
                         net (fo=3, routed)           0.351  1475.533    swervolf/vga/dtg_n_507
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)       -0.013  1456.941    swervolf/vga/vga_r_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1456.941    
                         arrival time                       -1475.533    
  -------------------------------------------------------------------
                         slack                                -18.593    

Slack (VIOLATED) :        -18.540ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.145ns  (logic 3.008ns (58.467%)  route 2.137ns (41.533%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -13.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.291ns = ( 1470.291 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.629  1470.290    swervolf/btn/clk_core_BUFG
    SLICE_X47Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456  1470.746 r  swervolf/btn/btn_col_reg_reg[2]/Q
                         net (fo=16, routed)          0.338  1471.085    swervolf/btn/Q[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637  1471.722 r  swervolf/btn/player_pix2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000  1471.722    swervolf/btn/player_pix2_carry_i_6_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1472.036 r  swervolf/btn/player_pix2_carry_i_5/O[3]
                         net (fo=1, routed)           0.639  1472.675    swervolf/vga/dtg/player_pix2_carry[7]
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.307  1472.982 r  swervolf/vga/dtg/player_pix2_carry_i_1/O
                         net (fo=1, routed)           0.000  1472.982    swervolf/vga/dfnder/player_pix2_carry__0_0[3]
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1473.383 r  swervolf/vga/dfnder/player_pix2_carry/CO[3]
                         net (fo=1, routed)           0.000  1473.383    swervolf/vga/dfnder/player_pix2_carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1473.654 r  swervolf/vga/dfnder/player_pix2_carry__0/CO[0]
                         net (fo=1, routed)           0.442  1474.096    swervolf/vga/dfnder/player_pix2__4
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.373  1474.469 f  swervolf/vga/dfnder/vga_r_reg[3]_i_43/O
                         net (fo=1, routed)           0.149  1474.618    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I3_O)        0.124  1474.742 f  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.179  1474.922    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124  1475.046 r  swervolf/vga/dtg/vga_r_reg[0]_i_1/O
                         net (fo=3, routed)           0.390  1475.435    swervolf/vga/dtg_n_48
    SLICE_X51Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X51Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)       -0.058  1456.896    swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1456.896    
                         arrival time                       -1475.435    
  -------------------------------------------------------------------
                         slack                                -18.540    

Slack (VIOLATED) :        -18.484ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.094ns  (logic 3.008ns (59.052%)  route 2.086ns (40.948%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -13.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.291ns = ( 1470.291 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.629  1470.290    swervolf/btn/clk_core_BUFG
    SLICE_X47Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456  1470.746 r  swervolf/btn/btn_col_reg_reg[2]/Q
                         net (fo=16, routed)          0.338  1471.085    swervolf/btn/Q[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637  1471.722 r  swervolf/btn/player_pix2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000  1471.722    swervolf/btn/player_pix2_carry_i_6_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1472.036 r  swervolf/btn/player_pix2_carry_i_5/O[3]
                         net (fo=1, routed)           0.639  1472.675    swervolf/vga/dtg/player_pix2_carry[7]
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.307  1472.982 r  swervolf/vga/dtg/player_pix2_carry_i_1/O
                         net (fo=1, routed)           0.000  1472.982    swervolf/vga/dfnder/player_pix2_carry__0_0[3]
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1473.383 r  swervolf/vga/dfnder/player_pix2_carry/CO[3]
                         net (fo=1, routed)           0.000  1473.383    swervolf/vga/dfnder/player_pix2_carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1473.654 r  swervolf/vga/dfnder/player_pix2_carry__0/CO[0]
                         net (fo=1, routed)           0.442  1474.096    swervolf/vga/dfnder/player_pix2__4
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.373  1474.469 f  swervolf/vga/dfnder/vga_r_reg[3]_i_43/O
                         net (fo=1, routed)           0.149  1474.618    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I3_O)        0.124  1474.742 f  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.316  1475.059    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I1_O)        0.124  1475.183 r  swervolf/vga/dtg/vga_r_reg[3]_i_2/O
                         net (fo=3, routed)           0.202  1475.384    swervolf/vga/dtg_n_507
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)       -0.053  1456.901    swervolf/vga/vga_r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                       1456.901    
                         arrival time                       -1475.384    
  -------------------------------------------------------------------
                         slack                                -18.484    

Slack (VIOLATED) :        -18.481ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.091ns  (logic 3.008ns (59.081%)  route 2.083ns (40.919%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -13.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.291ns = ( 1470.291 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.629  1470.290    swervolf/btn/clk_core_BUFG
    SLICE_X47Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456  1470.746 r  swervolf/btn/btn_col_reg_reg[2]/Q
                         net (fo=16, routed)          0.338  1471.085    swervolf/btn/Q[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637  1471.722 r  swervolf/btn/player_pix2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000  1471.722    swervolf/btn/player_pix2_carry_i_6_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1472.036 r  swervolf/btn/player_pix2_carry_i_5/O[3]
                         net (fo=1, routed)           0.639  1472.675    swervolf/vga/dtg/player_pix2_carry[7]
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.307  1472.982 r  swervolf/vga/dtg/player_pix2_carry_i_1/O
                         net (fo=1, routed)           0.000  1472.982    swervolf/vga/dfnder/player_pix2_carry__0_0[3]
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1473.383 r  swervolf/vga/dfnder/player_pix2_carry/CO[3]
                         net (fo=1, routed)           0.000  1473.383    swervolf/vga/dfnder/player_pix2_carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1473.654 r  swervolf/vga/dfnder/player_pix2_carry__0/CO[0]
                         net (fo=1, routed)           0.442  1474.096    swervolf/vga/dfnder/player_pix2__4
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.373  1474.469 f  swervolf/vga/dfnder/vga_r_reg[3]_i_43/O
                         net (fo=1, routed)           0.149  1474.618    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I3_O)        0.124  1474.742 f  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.325  1475.068    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I4_O)        0.124  1475.192 r  swervolf/vga/dtg/vga_r_reg[2]_i_1/O
                         net (fo=3, routed)           0.190  1475.382    swervolf/vga/dtg_n_46
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)       -0.053  1456.901    swervolf/vga/vga_r_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.901    
                         arrival time                       -1475.382    
  -------------------------------------------------------------------
                         slack                                -18.481    

Slack (VIOLATED) :        -18.469ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.094ns  (logic 3.008ns (59.053%)  route 2.086ns (40.947%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -13.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.291ns = ( 1470.291 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.629  1470.290    swervolf/btn/clk_core_BUFG
    SLICE_X47Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456  1470.746 r  swervolf/btn/btn_col_reg_reg[2]/Q
                         net (fo=16, routed)          0.338  1471.085    swervolf/btn/Q[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637  1471.722 r  swervolf/btn/player_pix2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000  1471.722    swervolf/btn/player_pix2_carry_i_6_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1472.036 r  swervolf/btn/player_pix2_carry_i_5/O[3]
                         net (fo=1, routed)           0.639  1472.675    swervolf/vga/dtg/player_pix2_carry[7]
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.307  1472.982 r  swervolf/vga/dtg/player_pix2_carry_i_1/O
                         net (fo=1, routed)           0.000  1472.982    swervolf/vga/dfnder/player_pix2_carry__0_0[3]
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1473.383 r  swervolf/vga/dfnder/player_pix2_carry/CO[3]
                         net (fo=1, routed)           0.000  1473.383    swervolf/vga/dfnder/player_pix2_carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1473.654 r  swervolf/vga/dfnder/player_pix2_carry__0/CO[0]
                         net (fo=1, routed)           0.442  1474.096    swervolf/vga/dfnder/player_pix2__4
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.373  1474.469 f  swervolf/vga/dfnder/vga_r_reg[3]_i_43/O
                         net (fo=1, routed)           0.149  1474.618    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I3_O)        0.124  1474.742 f  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.328  1475.071    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I4_O)        0.124  1475.195 r  swervolf/vga/dtg/vga_r_reg[1]_i_1/O
                         net (fo=3, routed)           0.189  1475.384    swervolf/vga/dtg_n_47
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)       -0.039  1456.915    swervolf/vga/vga_r_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.915    
                         arrival time                       -1475.384    
  -------------------------------------------------------------------
                         slack                                -18.469    

Slack (VIOLATED) :        -18.461ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.094ns  (logic 3.008ns (59.052%)  route 2.086ns (40.948%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -13.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.291ns = ( 1470.291 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.629  1470.290    swervolf/btn/clk_core_BUFG
    SLICE_X47Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456  1470.746 r  swervolf/btn/btn_col_reg_reg[2]/Q
                         net (fo=16, routed)          0.338  1471.085    swervolf/btn/Q[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637  1471.722 r  swervolf/btn/player_pix2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000  1471.722    swervolf/btn/player_pix2_carry_i_6_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1472.036 r  swervolf/btn/player_pix2_carry_i_5/O[3]
                         net (fo=1, routed)           0.639  1472.675    swervolf/vga/dtg/player_pix2_carry[7]
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.307  1472.982 r  swervolf/vga/dtg/player_pix2_carry_i_1/O
                         net (fo=1, routed)           0.000  1472.982    swervolf/vga/dfnder/player_pix2_carry__0_0[3]
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1473.383 r  swervolf/vga/dfnder/player_pix2_carry/CO[3]
                         net (fo=1, routed)           0.000  1473.383    swervolf/vga/dfnder/player_pix2_carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1473.654 r  swervolf/vga/dfnder/player_pix2_carry__0/CO[0]
                         net (fo=1, routed)           0.442  1474.096    swervolf/vga/dfnder/player_pix2__4
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.373  1474.469 f  swervolf/vga/dfnder/vga_r_reg[3]_i_43/O
                         net (fo=1, routed)           0.149  1474.618    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I3_O)        0.124  1474.742 f  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.316  1475.059    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I1_O)        0.124  1475.183 r  swervolf/vga/dtg/vga_r_reg[3]_i_2/O
                         net (fo=3, routed)           0.202  1475.384    swervolf/vga/dtg_n_507
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)       -0.030  1456.924    swervolf/vga/vga_r_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.924    
                         arrival time                       -1475.384    
  -------------------------------------------------------------------
                         slack                                -18.461    

Slack (VIOLATED) :        -18.458ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.091ns  (logic 3.008ns (59.081%)  route 2.083ns (40.919%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -13.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.291ns = ( 1470.291 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.629  1470.290    swervolf/btn/clk_core_BUFG
    SLICE_X47Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456  1470.746 r  swervolf/btn/btn_col_reg_reg[2]/Q
                         net (fo=16, routed)          0.338  1471.085    swervolf/btn/Q[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637  1471.722 r  swervolf/btn/player_pix2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000  1471.722    swervolf/btn/player_pix2_carry_i_6_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1472.036 r  swervolf/btn/player_pix2_carry_i_5/O[3]
                         net (fo=1, routed)           0.639  1472.675    swervolf/vga/dtg/player_pix2_carry[7]
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.307  1472.982 r  swervolf/vga/dtg/player_pix2_carry_i_1/O
                         net (fo=1, routed)           0.000  1472.982    swervolf/vga/dfnder/player_pix2_carry__0_0[3]
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1473.383 r  swervolf/vga/dfnder/player_pix2_carry/CO[3]
                         net (fo=1, routed)           0.000  1473.383    swervolf/vga/dfnder/player_pix2_carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1473.654 r  swervolf/vga/dfnder/player_pix2_carry__0/CO[0]
                         net (fo=1, routed)           0.442  1474.096    swervolf/vga/dfnder/player_pix2__4
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.373  1474.469 f  swervolf/vga/dfnder/vga_r_reg[3]_i_43/O
                         net (fo=1, routed)           0.149  1474.618    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I3_O)        0.124  1474.742 f  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.325  1475.068    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I4_O)        0.124  1475.192 r  swervolf/vga/dtg/vga_r_reg[2]_i_1/O
                         net (fo=3, routed)           0.190  1475.382    swervolf/vga/dtg_n_46
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)       -0.030  1456.924    swervolf/vga/vga_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                       1456.924    
                         arrival time                       -1475.382    
  -------------------------------------------------------------------
                         slack                                -18.458    

Slack (VIOLATED) :        -18.448ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.095ns  (logic 3.008ns (59.034%)  route 2.087ns (40.967%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -13.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.291ns = ( 1470.291 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.629  1470.290    swervolf/btn/clk_core_BUFG
    SLICE_X47Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456  1470.746 r  swervolf/btn/btn_col_reg_reg[2]/Q
                         net (fo=16, routed)          0.338  1471.085    swervolf/btn/Q[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637  1471.722 r  swervolf/btn/player_pix2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000  1471.722    swervolf/btn/player_pix2_carry_i_6_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1472.036 r  swervolf/btn/player_pix2_carry_i_5/O[3]
                         net (fo=1, routed)           0.639  1472.675    swervolf/vga/dtg/player_pix2_carry[7]
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.307  1472.982 r  swervolf/vga/dtg/player_pix2_carry_i_1/O
                         net (fo=1, routed)           0.000  1472.982    swervolf/vga/dfnder/player_pix2_carry__0_0[3]
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1473.383 r  swervolf/vga/dfnder/player_pix2_carry/CO[3]
                         net (fo=1, routed)           0.000  1473.383    swervolf/vga/dfnder/player_pix2_carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1473.654 r  swervolf/vga/dfnder/player_pix2_carry__0/CO[0]
                         net (fo=1, routed)           0.442  1474.096    swervolf/vga/dfnder/player_pix2__4
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.373  1474.469 f  swervolf/vga/dfnder/vga_r_reg[3]_i_43/O
                         net (fo=1, routed)           0.149  1474.618    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I3_O)        0.124  1474.742 f  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.179  1474.922    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124  1475.046 r  swervolf/vga/dtg/vga_r_reg[0]_i_1/O
                         net (fo=3, routed)           0.340  1475.386    swervolf/vga/dtg_n_48
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)       -0.016  1456.938    swervolf/vga/vga_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       1456.938    
                         arrival time                       -1475.386    
  -------------------------------------------------------------------
                         slack                                -18.448    

Slack (VIOLATED) :        -18.446ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        5.094ns  (logic 3.008ns (59.053%)  route 2.086ns (40.947%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -13.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.291ns = ( 1470.291 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.629  1470.290    swervolf/btn/clk_core_BUFG
    SLICE_X47Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456  1470.746 r  swervolf/btn/btn_col_reg_reg[2]/Q
                         net (fo=16, routed)          0.338  1471.085    swervolf/btn/Q[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637  1471.722 r  swervolf/btn/player_pix2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000  1471.722    swervolf/btn/player_pix2_carry_i_6_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1472.036 r  swervolf/btn/player_pix2_carry_i_5/O[3]
                         net (fo=1, routed)           0.639  1472.675    swervolf/vga/dtg/player_pix2_carry[7]
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.307  1472.982 r  swervolf/vga/dtg/player_pix2_carry_i_1/O
                         net (fo=1, routed)           0.000  1472.982    swervolf/vga/dfnder/player_pix2_carry__0_0[3]
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1473.383 r  swervolf/vga/dfnder/player_pix2_carry/CO[3]
                         net (fo=1, routed)           0.000  1473.383    swervolf/vga/dfnder/player_pix2_carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1473.654 r  swervolf/vga/dfnder/player_pix2_carry__0/CO[0]
                         net (fo=1, routed)           0.442  1474.096    swervolf/vga/dfnder/player_pix2__4
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.373  1474.469 f  swervolf/vga/dfnder/vga_r_reg[3]_i_43/O
                         net (fo=1, routed)           0.149  1474.618    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I3_O)        0.124  1474.742 f  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.328  1475.071    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I4_O)        0.124  1475.195 r  swervolf/vga/dtg/vga_r_reg[1]_i_1/O
                         net (fo=3, routed)           0.189  1475.384    swervolf/vga/dtg_n_47
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)       -0.016  1456.938    swervolf/vga/vga_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                       1456.938    
                         arrival time                       -1475.384    
  -------------------------------------------------------------------
                         slack                                -18.446    

Slack (VIOLATED) :        -18.212ns  (required time - arrival time)
  Source:                 swervolf/btn/btn_col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.905ns  (logic 3.008ns (61.330%)  route 1.897ns (38.670%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -13.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1457.395 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.291ns = ( 1470.291 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.629  1470.290    swervolf/btn/clk_core_BUFG
    SLICE_X47Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456  1470.746 r  swervolf/btn/btn_col_reg_reg[2]/Q
                         net (fo=16, routed)          0.338  1471.085    swervolf/btn/Q[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637  1471.722 r  swervolf/btn/player_pix2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000  1471.722    swervolf/btn/player_pix2_carry_i_6_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1472.036 r  swervolf/btn/player_pix2_carry_i_5/O[3]
                         net (fo=1, routed)           0.639  1472.675    swervolf/vga/dtg/player_pix2_carry[7]
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.307  1472.982 r  swervolf/vga/dtg/player_pix2_carry_i_1/O
                         net (fo=1, routed)           0.000  1472.982    swervolf/vga/dfnder/player_pix2_carry__0_0[3]
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1473.383 r  swervolf/vga/dfnder/player_pix2_carry/CO[3]
                         net (fo=1, routed)           0.000  1473.383    swervolf/vga/dfnder/player_pix2_carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1473.654 r  swervolf/vga/dfnder/player_pix2_carry__0/CO[0]
                         net (fo=1, routed)           0.442  1474.096    swervolf/vga/dfnder/player_pix2__4
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.373  1474.469 f  swervolf/vga/dfnder/vga_r_reg[3]_i_43/O
                         net (fo=1, routed)           0.149  1474.618    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I3_O)        0.124  1474.742 f  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.328  1475.071    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I4_O)        0.124  1475.195 r  swervolf/vga/dtg/vga_r_reg[1]_i_1/O
                         net (fo=3, routed)           0.000  1475.195    swervolf/vga/dtg_n_47
    SLICE_X51Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         1.509  1457.395    swervolf/vga/clk_31_5
    SLICE_X51Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.000  1457.395    
                         clock uncertainty           -0.441  1456.954    
    SLICE_X51Y59         FDRE (Setup_fdre_C_D)        0.029  1456.983    swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1456.983    
                         arrival time                       -1475.195    
  -------------------------------------------------------------------
                         slack                                -18.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.441ns (43.993%)  route 0.561ns (56.007%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -4.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X49Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     3.350 f  swervolf/btn/btn_col_reg_reg[11]/Q
                         net (fo=18, routed)          0.239     3.589    swervolf/vga/dtg/Q[9]
    SLICE_X47Y61         LUT4 (Prop_lut4_I2_O)        0.045     3.634 r  swervolf/vga/dtg/player_active2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.634    swervolf/vga/dfnder/vga_r_reg[2]_i_2[1]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     3.730 f  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=2, routed)           0.174     3.904    swervolf/vga/dtg/vga_r_reg_reg[0]_2[0]
    SLICE_X51Y60         LUT4 (Prop_lut4_I2_O)        0.114     4.018 f  swervolf/vga/dtg/vga_r_reg[2]_i_2/O
                         net (fo=3, routed)           0.149     4.167    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.045     4.212 r  swervolf/vga/dtg/vga_r_reg[0]_i_1/O
                         net (fo=3, routed)           0.000     4.212    swervolf/vga/dtg_n_48
    SLICE_X51Y61         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.833    -1.278    swervolf/vga/clk_31_5
    SLICE_X51Y61         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.441    -0.837    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.091    -0.746    swervolf/vga/vga_r_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                           4.212    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.963ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.441ns (43.686%)  route 0.568ns (56.314%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X49Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     3.350 f  swervolf/btn/btn_col_reg_reg[11]/Q
                         net (fo=18, routed)          0.239     3.589    swervolf/vga/dtg/Q[9]
    SLICE_X47Y61         LUT4 (Prop_lut4_I2_O)        0.045     3.634 r  swervolf/vga/dtg/player_active2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.634    swervolf/vga/dfnder/vga_r_reg[2]_i_2[1]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     3.730 f  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=2, routed)           0.174     3.904    swervolf/vga/dtg/vga_r_reg_reg[0]_2[0]
    SLICE_X51Y60         LUT4 (Prop_lut4_I2_O)        0.114     4.018 f  swervolf/vga/dtg/vga_r_reg[2]_i_2/O
                         net (fo=3, routed)           0.156     4.174    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.045     4.219 r  swervolf/vga/dtg/vga_r_reg[1]_i_1/O
                         net (fo=3, routed)           0.000     4.219    swervolf/vga/dtg_n_47
    SLICE_X51Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.834    -1.277    swervolf/vga/clk_31_5
    SLICE_X51Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.441    -0.836    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.091    -0.745    swervolf/vga/vga_r_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.441ns (43.643%)  route 0.569ns (56.357%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X49Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     3.350 f  swervolf/btn/btn_col_reg_reg[11]/Q
                         net (fo=18, routed)          0.239     3.589    swervolf/vga/dtg/Q[9]
    SLICE_X47Y61         LUT4 (Prop_lut4_I2_O)        0.045     3.634 r  swervolf/vga/dtg/player_active2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.634    swervolf/vga/dfnder/vga_r_reg[2]_i_2[1]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     3.730 f  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=2, routed)           0.174     3.904    swervolf/vga/dtg/vga_r_reg_reg[0]_2[0]
    SLICE_X51Y60         LUT4 (Prop_lut4_I2_O)        0.114     4.018 f  swervolf/vga/dtg/vga_r_reg[2]_i_2/O
                         net (fo=3, routed)           0.157     4.175    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.045     4.220 r  swervolf/vga/dtg/vga_r_reg[2]_i_1/O
                         net (fo=3, routed)           0.000     4.220    swervolf/vga/dtg_n_46
    SLICE_X51Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.834    -1.277    swervolf/vga/clk_31_5
    SLICE_X51Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.441    -0.836    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.092    -0.744    swervolf/vga/vga_r_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             5.050ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.441ns (41.424%)  route 0.624ns (58.576%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X49Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     3.350 f  swervolf/btn/btn_col_reg_reg[11]/Q
                         net (fo=18, routed)          0.239     3.589    swervolf/vga/dtg/Q[9]
    SLICE_X47Y61         LUT4 (Prop_lut4_I2_O)        0.045     3.634 r  swervolf/vga/dtg/player_active2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.634    swervolf/vga/dfnder/vga_r_reg[2]_i_2[1]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     3.730 f  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=2, routed)           0.174     3.904    swervolf/vga/dtg/vga_r_reg_reg[0]_2[0]
    SLICE_X51Y60         LUT4 (Prop_lut4_I2_O)        0.114     4.018 f  swervolf/vga/dtg/vga_r_reg[2]_i_2/O
                         net (fo=3, routed)           0.156     4.174    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.045     4.219 r  swervolf/vga/dtg/vga_r_reg[1]_i_1/O
                         net (fo=3, routed)           0.055     4.274    swervolf/vga/dtg_n_47
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.834    -1.277    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.441    -0.836    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.060    -0.776    swervolf/vga/vga_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                           4.274    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.054ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.441ns (41.424%)  route 0.624ns (58.576%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X49Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     3.350 f  swervolf/btn/btn_col_reg_reg[11]/Q
                         net (fo=18, routed)          0.239     3.589    swervolf/vga/dtg/Q[9]
    SLICE_X47Y61         LUT4 (Prop_lut4_I2_O)        0.045     3.634 r  swervolf/vga/dtg/player_active2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.634    swervolf/vga/dfnder/vga_r_reg[2]_i_2[1]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     3.730 f  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=2, routed)           0.174     3.904    swervolf/vga/dtg/vga_r_reg_reg[0]_2[0]
    SLICE_X51Y60         LUT4 (Prop_lut4_I2_O)        0.114     4.018 f  swervolf/vga/dtg/vga_r_reg[2]_i_2/O
                         net (fo=3, routed)           0.156     4.174    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.045     4.219 r  swervolf/vga/dtg/vga_r_reg[1]_i_1/O
                         net (fo=3, routed)           0.055     4.274    swervolf/vga/dtg_n_47
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.834    -1.277    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.441    -0.836    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.056    -0.780    swervolf/vga/vga_r_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                           4.274    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.058ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.441ns (41.362%)  route 0.625ns (58.638%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X49Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     3.350 f  swervolf/btn/btn_col_reg_reg[11]/Q
                         net (fo=18, routed)          0.239     3.589    swervolf/vga/dtg/Q[9]
    SLICE_X47Y61         LUT4 (Prop_lut4_I2_O)        0.045     3.634 r  swervolf/vga/dtg/player_active2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.634    swervolf/vga/dfnder/vga_r_reg[2]_i_2[1]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     3.730 f  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=2, routed)           0.174     3.904    swervolf/vga/dtg/vga_r_reg_reg[0]_2[0]
    SLICE_X51Y60         LUT4 (Prop_lut4_I2_O)        0.114     4.018 f  swervolf/vga/dtg/vga_r_reg[2]_i_2/O
                         net (fo=3, routed)           0.157     4.175    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.045     4.220 r  swervolf/vga/dtg/vga_r_reg[2]_i_1/O
                         net (fo=3, routed)           0.056     4.276    swervolf/vga/dtg_n_46
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.834    -1.277    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.441    -0.836    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.053    -0.783    swervolf/vga/vga_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                           4.276    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.061ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.441ns (41.362%)  route 0.625ns (58.638%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -4.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X49Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     3.350 f  swervolf/btn/btn_col_reg_reg[11]/Q
                         net (fo=18, routed)          0.239     3.589    swervolf/vga/dtg/Q[9]
    SLICE_X47Y61         LUT4 (Prop_lut4_I2_O)        0.045     3.634 r  swervolf/vga/dtg/player_active2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.634    swervolf/vga/dfnder/vga_r_reg[2]_i_2[1]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     3.730 f  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=2, routed)           0.174     3.904    swervolf/vga/dtg/vga_r_reg_reg[0]_2[0]
    SLICE_X51Y60         LUT4 (Prop_lut4_I2_O)        0.114     4.018 f  swervolf/vga/dtg/vga_r_reg[2]_i_2/O
                         net (fo=3, routed)           0.157     4.175    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.045     4.220 r  swervolf/vga/dtg/vga_r_reg[2]_i_1/O
                         net (fo=3, routed)           0.056     4.276    swervolf/vga/dtg_n_46
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.834    -1.277    swervolf/vga/clk_31_5
    SLICE_X50Y59         FDRE                                         r  swervolf/vga/vga_r_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.000    -1.277    
                         clock uncertainty            0.441    -0.836    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.050    -0.786    swervolf/vga/vga_r_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                           4.276    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.103ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.441ns (39.058%)  route 0.688ns (60.942%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -4.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X49Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     3.350 f  swervolf/btn/btn_col_reg_reg[11]/Q
                         net (fo=18, routed)          0.239     3.589    swervolf/vga/dtg/Q[9]
    SLICE_X47Y61         LUT4 (Prop_lut4_I2_O)        0.045     3.634 r  swervolf/vga/dtg/player_active2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.634    swervolf/vga/dfnder/vga_r_reg[2]_i_2[1]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     3.730 f  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=2, routed)           0.174     3.904    swervolf/vga/dtg/vga_r_reg_reg[0]_2[0]
    SLICE_X51Y60         LUT4 (Prop_lut4_I2_O)        0.114     4.018 f  swervolf/vga/dtg/vga_r_reg[2]_i_2/O
                         net (fo=3, routed)           0.149     4.167    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.045     4.212 r  swervolf/vga/dtg/vga_r_reg[0]_i_1/O
                         net (fo=3, routed)           0.127     4.338    swervolf/vga/dtg_n_48
    SLICE_X51Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.833    -1.278    swervolf/vga/clk_31_5
    SLICE_X51Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.441    -0.837    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.072    -0.765    swervolf/vga/vga_r_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.108ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.441ns (39.315%)  route 0.681ns (60.685%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -4.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X49Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     3.350 f  swervolf/btn/btn_col_reg_reg[11]/Q
                         net (fo=18, routed)          0.239     3.589    swervolf/vga/dtg/Q[9]
    SLICE_X47Y61         LUT4 (Prop_lut4_I2_O)        0.045     3.634 r  swervolf/vga/dtg/player_active2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.634    swervolf/vga/dfnder/vga_r_reg[2]_i_2[1]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     3.730 f  swervolf/vga/dfnder/player_active2_carry__0/CO[1]
                         net (fo=2, routed)           0.174     3.904    swervolf/vga/dtg/vga_r_reg_reg[0]_2[0]
    SLICE_X51Y60         LUT4 (Prop_lut4_I2_O)        0.114     4.018 f  swervolf/vga/dtg/vga_r_reg[2]_i_2/O
                         net (fo=3, routed)           0.149     4.167    swervolf/vga/dtg/vga_r_reg[2]_i_2_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.045     4.212 r  swervolf/vga/dtg/vga_r_reg[0]_i_1/O
                         net (fo=3, routed)           0.119     4.331    swervolf/vga/dtg_n_48
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.833    -1.278    swervolf/vga/clk_31_5
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[0]/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.441    -0.837    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.060    -0.777    swervolf/vga/vga_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                           4.331    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.215ns  (arrival time - required time)
  Source:                 swervolf/btn/btn_col_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.493ns (40.350%)  route 0.729ns (59.650%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    swervolf/btn/clk_core_BUFG
    SLICE_X49Y61         FDRE                                         r  swervolf/btn/btn_col_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     3.350 r  swervolf/btn/btn_col_reg_reg[11]/Q
                         net (fo=18, routed)          0.277     3.627    swervolf/btn/Q[11]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.048     3.675 r  swervolf/btn/i__carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.675    swervolf/vga/dfnder/vga_r_reg[3]_i_43_1[0]
    SLICE_X49Y62         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     3.763 f  swervolf/vga/dfnder/_inferred__5/i__carry__2/CO[0]
                         net (fo=1, routed)           0.207     3.970    swervolf/vga/dfnder/_inferred__5/i__carry__2_n_3
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.126     4.096 f  swervolf/vga/dfnder/vga_r_reg[3]_i_43/O
                         net (fo=1, routed)           0.049     4.145    swervolf/vga/dtg/vga_r_reg_reg[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I3_O)        0.045     4.190 f  swervolf/vga/dtg/vga_r_reg[3]_i_9/O
                         net (fo=4, routed)           0.128     4.318    swervolf/vga/dtg/vga_r_reg[3]_i_9_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I1_O)        0.045     4.363 r  swervolf/vga/dtg/vga_r_reg[3]_i_2/O
                         net (fo=3, routed)           0.068     4.431    swervolf/vga/dtg_n_507
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=407, routed)         0.833    -1.278    swervolf/vga/clk_31_5
    SLICE_X50Y60         FDRE                                         r  swervolf/vga/vga_r_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.441    -0.837    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.053    -0.784    swervolf/vga/vga_r_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                           4.431    
  -------------------------------------------------------------------
                         slack                                  5.215    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 0.456ns (9.882%)  route 4.159ns (90.118%))
  Logic Levels:           0  
  Clock Path Skew:        -4.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.010ns = ( 16.010 - 10.000 ) 
    Source Clock Delay      (SCD):    10.284ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.622    10.284    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X52Y58         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.456    10.740 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          4.159    14.898    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X82Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.609    16.010    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X82Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.242    
                         clock uncertainty           -0.172    16.069    
    SLICE_X82Y91         FDCE (Setup_fdce_C_D)       -0.058    16.011    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.011    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.456ns (12.730%)  route 3.126ns (87.270%))
  Logic Levels:           0  
  Clock Path Skew:        -4.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.010ns = ( 16.010 - 10.000 ) 
    Source Clock Delay      (SCD):    10.283ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.621    10.283    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X52Y59         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDCE (Prop_fdce_C_Q)         0.456    10.739 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/Q
                         net (fo=75, routed)          3.126    13.865    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X82Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.609    16.010    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X82Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.242    
                         clock uncertainty           -0.172    16.069    
    SLICE_X82Y91         FDCE (Setup_fdce_C_D)       -0.067    16.002    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.002    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.642ns (34.758%)  route 1.205ns (65.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    10.378ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.717    10.378    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X84Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDRE (Prop_fdre_C_Q)         0.518    10.896 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][23]/Q
                         net (fo=1, routed)           1.205    12.101    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][0]
    SLICE_X83Y95         LUT4 (Prop_lut4_I0_O)        0.124    12.225 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[23]_i_1/O
                         net (fo=1, routed)           0.000    12.225    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[0]
    SLICE_X83Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.610    16.011    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X83Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism              0.232    16.243    
                         clock uncertainty           -0.172    16.070    
    SLICE_X83Y95         FDCE (Setup_fdce_C_D)        0.032    16.102    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         16.102    
                         arrival time                         -12.225    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][60]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.715ns (40.568%)  route 1.047ns (59.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 15.912 - 10.000 ) 
    Source Clock Delay      (SCD):    10.375ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.713    10.375    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.419    10.794 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][60]/Q
                         net (fo=1, routed)           1.047    11.841    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][60]
    SLICE_X70Y92         LUT4 (Prop_lut4_I3_O)        0.296    12.137 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[60]_i_1/O
                         net (fo=1, routed)           0.000    12.137    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[59]
    SLICE_X70Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.511    15.912    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism              0.232    16.144    
                         clock uncertainty           -0.172    15.971    
    SLICE_X70Y92         FDCE (Setup_fdce_C_D)        0.081    16.052    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         16.052    
                         arrival time                         -12.137    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.773ns (43.772%)  route 0.993ns (56.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.995ns = ( 15.995 - 10.000 ) 
    Source Clock Delay      (SCD):    10.377ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.715    10.377    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X74Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y94         FDRE (Prop_fdre_C_Q)         0.478    10.855 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][40]/Q
                         net (fo=1, routed)           0.993    11.847    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][14]
    SLICE_X72Y92         LUT4 (Prop_lut4_I0_O)        0.295    12.142 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[40]_i_1/O
                         net (fo=1, routed)           0.000    12.142    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[14]
    SLICE_X72Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.594    15.995    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X72Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism              0.232    16.227    
                         clock uncertainty           -0.172    16.054    
    SLICE_X72Y92         FDCE (Setup_fdce_C_D)        0.029    16.083    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         16.083    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.779ns (44.471%)  route 0.973ns (55.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.995ns = ( 15.995 - 10.000 ) 
    Source Clock Delay      (SCD):    10.377ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.715    10.377    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X74Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_fdre_C_Q)         0.478    10.855 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][42]/Q
                         net (fo=1, routed)           0.973    11.827    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[16]
    SLICE_X72Y92         LUT4 (Prop_lut4_I1_O)        0.301    12.128 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[42]_i_1/O
                         net (fo=1, routed)           0.000    12.128    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[16]
    SLICE_X72Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.594    15.995    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X72Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism              0.232    16.227    
                         clock uncertainty           -0.172    16.054    
    SLICE_X72Y92         FDCE (Setup_fdce_C_D)        0.031    16.085    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         16.085    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.580ns (33.151%)  route 1.170ns (66.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 16.011 - 10.000 ) 
    Source Clock Delay      (SCD):    10.390ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.728    10.390    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X83Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.456    10.846 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][42]/Q
                         net (fo=1, routed)           1.170    12.015    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][10]
    SLICE_X82Y93         LUT4 (Prop_lut4_I0_O)        0.124    12.139 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[42]_i_1/O
                         net (fo=1, routed)           0.000    12.139    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[10]
    SLICE_X82Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.610    16.011    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X82Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism              0.232    16.243    
                         clock uncertainty           -0.172    16.070    
    SLICE_X82Y93         FDCE (Setup_fdce_C_D)        0.031    16.101    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         16.101    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.642ns (37.322%)  route 1.078ns (62.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 15.996 - 10.000 ) 
    Source Clock Delay      (SCD):    10.375ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.713    10.375    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X76Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.518    10.893 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][36]/Q
                         net (fo=1, routed)           1.078    11.971    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][36]
    SLICE_X77Y89         LUT4 (Prop_lut4_I0_O)        0.124    12.095 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000    12.095    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[35]
    SLICE_X77Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.595    15.996    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism              0.232    16.228    
                         clock uncertainty           -0.172    16.055    
    SLICE_X77Y89         FDCE (Setup_fdce_C_D)        0.031    16.086    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         16.086    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.580ns (35.484%)  route 1.055ns (64.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 15.913 - 10.000 ) 
    Source Clock Delay      (SCD):    10.375ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.713    10.375    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.456    10.831 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][4]/Q
                         net (fo=1, routed)           1.055    11.885    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][4]
    SLICE_X71Y93         LUT4 (Prop_lut4_I3_O)        0.124    12.009 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    12.009    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[3]
    SLICE_X71Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.512    15.913    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.232    16.145    
                         clock uncertainty           -0.172    15.972    
    SLICE_X71Y93         FDCE (Setup_fdce_C_D)        0.031    16.003    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.718ns (44.506%)  route 0.895ns (55.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 15.913 - 10.000 ) 
    Source Clock Delay      (SCD):    10.375ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.713    10.375    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.419    10.794 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][7]/Q
                         net (fo=1, routed)           0.895    11.689    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][7]
    SLICE_X71Y93         LUT4 (Prop_lut4_I3_O)        0.299    11.988 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    11.988    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[6]
    SLICE_X71Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.512    15.913    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism              0.232    16.145    
                         clock uncertainty           -0.172    15.972    
    SLICE_X71Y93         FDCE (Setup_fdce_C_D)        0.032    16.004    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         16.004    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  4.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.595     3.242    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X75Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.141     3.383 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/Q
                         net (fo=1, routed)           0.054     3.437    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][32]
    SLICE_X74Y96         LUT4 (Prop_lut4_I0_O)        0.045     3.482 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[63]_i_1/O
                         net (fo=1, routed)           0.000     3.482    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[32]
    SLICE_X74Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X74Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism             -0.280     2.149    
                         clock uncertainty            0.172     2.322    
    SLICE_X74Y96         FDCE (Hold_fdce_C_D)         0.121     2.443    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.595     3.242    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X77Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDRE (Prop_fdre_C_Q)         0.141     3.383 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][44]/Q
                         net (fo=1, routed)           0.054     3.437    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[12]
    SLICE_X76Y94         LUT4 (Prop_lut4_I1_O)        0.045     3.482 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[44]_i_1/O
                         net (fo=1, routed)           0.000     3.482    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[12]
    SLICE_X76Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X76Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.280     2.149    
                         clock uncertainty            0.172     2.322    
    SLICE_X76Y94         FDCE (Hold_fdce_C_D)         0.121     2.443    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.594     3.241    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X75Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.141     3.382 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][32]/Q
                         net (fo=1, routed)           0.056     3.438    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][6]
    SLICE_X74Y92         LUT4 (Prop_lut4_I0_O)        0.045     3.483 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[32]_i_1/O
                         net (fo=1, routed)           0.000     3.483    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[6]
    SLICE_X74Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X74Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism             -0.280     2.148    
                         clock uncertainty            0.172     2.321    
    SLICE_X74Y92         FDCE (Hold_fdce_C_D)         0.120     2.441    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141     3.350 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][8]/Q
                         net (fo=1, routed)           0.080     3.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][8]
    SLICE_X70Y85         LUT4 (Prop_lut4_I0_O)        0.045     3.475 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[8]_i_1/O
                         net (fo=1, routed)           0.000     3.475    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[7]
    SLICE_X70Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.835     2.395    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism             -0.280     2.114    
                         clock uncertainty            0.172     2.287    
    SLICE_X70Y85         FDCE (Hold_fdce_C_D)         0.121     2.408    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.595     3.242    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X75Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.141     3.383 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][30]/Q
                         net (fo=1, routed)           0.087     3.470    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][4]
    SLICE_X74Y95         LUT4 (Prop_lut4_I0_O)        0.045     3.515 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[30]_i_1/O
                         net (fo=1, routed)           0.000     3.515    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[4]
    SLICE_X74Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X74Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism             -0.280     2.149    
                         clock uncertainty            0.172     2.322    
    SLICE_X74Y95         FDCE (Hold_fdce_C_D)         0.120     2.442    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X65Y86         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     3.350 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][27]/Q
                         net (fo=1, routed)           0.058     3.409    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][27]
    SLICE_X64Y86         LUT4 (Prop_lut4_I0_O)        0.045     3.454 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[27]_i_1/O
                         net (fo=1, routed)           0.000     3.454    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[26]
    SLICE_X64Y86         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.835     2.395    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y86         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/C
                         clock pessimism             -0.280     2.114    
                         clock uncertainty            0.172     2.287    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.092     2.379    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.562     3.209    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141     3.350 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][21]/Q
                         net (fo=1, routed)           0.087     3.437    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][21]
    SLICE_X70Y85         LUT4 (Prop_lut4_I0_O)        0.045     3.482 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[21]_i_1/O
                         net (fo=1, routed)           0.000     3.482    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[20]
    SLICE_X70Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.835     2.395    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism             -0.280     2.114    
                         clock uncertainty            0.172     2.287    
    SLICE_X70Y85         FDCE (Hold_fdce_C_D)         0.120     2.407    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][62]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.595     3.242    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X75Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.141     3.383 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][62]/Q
                         net (fo=1, routed)           0.091     3.474    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][31]
    SLICE_X74Y96         LUT4 (Prop_lut4_I0_O)        0.045     3.519 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[62]_i_1/O
                         net (fo=1, routed)           0.000     3.519    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[31]
    SLICE_X74Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X74Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/C
                         clock pessimism             -0.280     2.149    
                         clock uncertainty            0.172     2.322    
    SLICE_X74Y96         FDCE (Hold_fdce_C_D)         0.121     2.443    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][38]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.561     3.208    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X61Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     3.349 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][38]/Q
                         net (fo=1, routed)           0.087     3.436    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][38]
    SLICE_X60Y87         LUT4 (Prop_lut4_I3_O)        0.045     3.481 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[38]_i_1/O
                         net (fo=1, routed)           0.000     3.481    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[37]
    SLICE_X60Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.833     2.393    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.280     2.112    
                         clock uncertainty            0.172     2.285    
    SLICE_X60Y87         FDCE (Hold_fdce_C_D)         0.120     2.405    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.559     3.206    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X57Y84         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     3.347 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/Q
                         net (fo=1, routed)           0.087     3.434    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][11]
    SLICE_X56Y84         LUT4 (Prop_lut4_I3_O)        0.045     3.479 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[11]_i_1/O
                         net (fo=1, routed)           0.000     3.479    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[10]
    SLICE_X56Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.829     2.389    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X56Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism             -0.280     2.108    
                         clock uncertainty            0.172     2.281    
    SLICE_X56Y84         FDCE (Hold_fdce_C_D)         0.120     2.401    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  1.079    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][64]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        10.860ns  (logic 0.642ns (5.912%)  route 10.218ns (94.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 29.699 - 20.000 ) 
    Source Clock Delay      (SCD):    6.257ns = ( 16.257 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.624    16.257    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X66Y67         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_fdre_C_Q)         0.518    16.775 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][64]/Q
                         net (fo=1, routed)          10.218    26.992    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][64]
    SLICE_X64Y67         LUT4 (Prop_lut4_I3_O)        0.124    27.116 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[64]_i_1__0/O
                         net (fo=1, routed)           0.000    27.116    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[61]
    SLICE_X64Y67         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.501    29.699    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X64Y67         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism              0.232    29.931    
                         clock uncertainty           -0.173    29.758    
    SLICE_X64Y67         FDCE (Setup_fdce_C_D)        0.032    29.790    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         29.790    
                         arrival time                         -27.116    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.377ns  (logic 0.580ns (6.186%)  route 8.797ns (93.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 29.704 - 20.000 ) 
    Source Clock Delay      (SCD):    6.346ns = ( 16.346 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.713    16.346    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y60         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDRE (Prop_fdre_C_Q)         0.456    16.802 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/Q
                         net (fo=1, routed)           8.797    25.598    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][18]
    SLICE_X70Y61         LUT4 (Prop_lut4_I0_O)        0.124    25.722 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[18]_i_1__0/O
                         net (fo=1, routed)           0.000    25.722    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[15]
    SLICE_X70Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.506    29.704    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X70Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism              0.232    29.936    
                         clock uncertainty           -0.173    29.763    
    SLICE_X70Y61         FDCE (Setup_fdce_C_D)        0.077    29.840    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         29.840    
                         arrival time                         -25.722    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][68]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.706ns  (logic 0.580ns (6.662%)  route 8.126ns (93.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.795ns = ( 29.795 - 20.000 ) 
    Source Clock Delay      (SCD):    6.357ns = ( 16.357 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.724    16.357    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDRE (Prop_fdre_C_Q)         0.456    16.813 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][68]/Q
                         net (fo=1, routed)           8.126    24.939    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][68]
    SLICE_X79Y96         LUT4 (Prop_lut4_I3_O)        0.124    25.063 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[68]_i_1__0/O
                         net (fo=1, routed)           0.000    25.063    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[65]
    SLICE_X79Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.597    29.795    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism              0.232    30.027    
                         clock uncertainty           -0.173    29.854    
    SLICE_X79Y96         FDCE (Setup_fdce_C_D)        0.031    29.885    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         29.885    
                         arrival time                         -25.063    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.290ns  (logic 0.642ns (7.745%)  route 7.648ns (92.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.684ns = ( 29.684 - 20.000 ) 
    Source Clock Delay      (SCD):    6.241ns = ( 16.241 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.608    16.241    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X54Y72         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.518    16.759 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/Q
                         net (fo=1, routed)           7.648    24.406    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][33]
    SLICE_X54Y73         LUT4 (Prop_lut4_I0_O)        0.124    24.530 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[33]_i_1__0/O
                         net (fo=1, routed)           0.000    24.530    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[30]
    SLICE_X54Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.486    29.684    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism              0.232    29.916    
                         clock uncertainty           -0.173    29.743    
    SLICE_X54Y73         FDCE (Setup_fdce_C_D)        0.077    29.820    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         29.820    
                         arrival time                         -24.530    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][42]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.700ns  (logic 0.580ns (7.533%)  route 7.120ns (92.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 29.704 - 20.000 ) 
    Source Clock Delay      (SCD):    6.264ns = ( 16.264 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.631    16.264    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X67Y60         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_fdre_C_Q)         0.456    16.720 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][42]/Q
                         net (fo=1, routed)           7.120    23.840    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][42]
    SLICE_X67Y61         LUT4 (Prop_lut4_I0_O)        0.124    23.964 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[42]_i_1__0/O
                         net (fo=1, routed)           0.000    23.964    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[39]
    SLICE_X67Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.506    29.704    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X67Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism              0.232    29.936    
                         clock uncertainty           -0.173    29.763    
    SLICE_X67Y61         FDCE (Setup_fdce_C_D)        0.031    29.794    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         29.794    
                         arrival time                         -23.964    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.553ns  (logic 0.580ns (7.679%)  route 6.973ns (92.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.789ns = ( 29.789 - 20.000 ) 
    Source Clock Delay      (SCD):    6.343ns = ( 16.343 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.711    16.343    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X86Y113        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.456    16.799 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/Q
                         net (fo=1, routed)           6.973    23.772    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][3]
    SLICE_X85Y114        LUT4 (Prop_lut4_I0_O)        0.124    23.896 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    23.896    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[3]
    SLICE_X85Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.592    29.789    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.232    30.021    
                         clock uncertainty           -0.173    29.848    
    SLICE_X85Y114        FDCE (Setup_fdce_C_D)        0.031    29.879    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         29.879    
                         arrival time                         -23.896    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.538ns  (logic 0.580ns (7.695%)  route 6.958ns (92.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.693ns = ( 29.693 - 20.000 ) 
    Source Clock Delay      (SCD):    6.253ns = ( 16.253 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.620    16.253    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X55Y64         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.456    16.709 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][21]/Q
                         net (fo=1, routed)           6.958    23.666    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][21]
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    23.790 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    23.790    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[18]
    SLICE_X55Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.495    29.693    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X55Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism              0.232    29.925    
                         clock uncertainty           -0.173    29.752    
    SLICE_X55Y65         FDCE (Setup_fdce_C_D)        0.029    29.781    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                         -23.790    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.424ns  (logic 0.580ns (7.812%)  route 6.844ns (92.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.789ns = ( 29.789 - 20.000 ) 
    Source Clock Delay      (SCD):    6.341ns = ( 16.341 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.709    16.341    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X85Y113        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDRE (Prop_fdre_C_Q)         0.456    16.797 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][1]/Q
                         net (fo=1, routed)           6.844    23.641    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[0]
    SLICE_X83Y113        LUT4 (Prop_lut4_I1_O)        0.124    23.765 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    23.765    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[0]
    SLICE_X83Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.592    29.789    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism              0.232    30.021    
                         clock uncertainty           -0.173    29.848    
    SLICE_X83Y113        FDCE (Setup_fdce_C_D)        0.029    29.877    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         29.877    
                         arrival time                         -23.765    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.420ns  (logic 0.580ns (7.817%)  route 6.840ns (92.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.701ns = ( 29.701 - 20.000 ) 
    Source Clock Delay      (SCD):    6.260ns = ( 16.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.627    16.260    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X61Y61         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456    16.716 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/Q
                         net (fo=1, routed)           6.840    23.555    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][66]
    SLICE_X60Y61         LUT4 (Prop_lut4_I0_O)        0.124    23.679 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[66]_i_1__0/O
                         net (fo=1, routed)           0.000    23.679    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[63]
    SLICE_X60Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.503    29.701    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism              0.232    29.933    
                         clock uncertainty           -0.173    29.760    
    SLICE_X60Y61         FDCE (Setup_fdce_C_D)        0.081    29.841    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         29.841    
                         arrival time                         -23.679    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.366ns  (logic 0.715ns (9.707%)  route 6.651ns (90.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.789ns = ( 29.789 - 20.000 ) 
    Source Clock Delay      (SCD):    6.343ns = ( 16.343 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.711    16.343    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X86Y113        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.419    16.762 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][6]/Q
                         net (fo=1, routed)           6.651    23.413    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][5]
    SLICE_X85Y114        LUT4 (Prop_lut4_I0_O)        0.296    23.709 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[6]_i_1/O
                         net (fo=1, routed)           0.000    23.709    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[5]
    SLICE_X85Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.592    29.789    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism              0.232    30.021    
                         clock uncertainty           -0.173    29.848    
    SLICE_X85Y114        FDCE (Setup_fdce_C_D)        0.031    29.879    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         29.879    
                         arrival time                         -23.709    
  -------------------------------------------------------------------
                         slack                                  6.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 0.518ns (11.165%)  route 4.122ns (88.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.289ns
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.508     5.909    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X58Y57         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.418     6.327 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/Q
                         net (fo=1, routed)           4.122    10.448    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][24]
    SLICE_X59Y58         LUT4 (Prop_lut4_I0_O)        0.100    10.548 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    10.548    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[21]
    SLICE_X59Y58         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.627    10.289    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y58         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/C
                         clock pessimism             -0.232    10.056    
                         clock uncertainty            0.173    10.229    
    SLICE_X59Y58         FDCE (Hold_fdce_C_D)         0.270    10.499    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                        -10.499    
                         arrival time                          10.548    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.467ns (9.927%)  route 4.237ns (90.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.267ns
    Source Clock Delay      (SCD):    5.891ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.490     5.891    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X55Y72         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.367     6.258 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][43]/Q
                         net (fo=1, routed)           4.237    10.495    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][43]
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.100    10.595 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[43]_i_1__0/O
                         net (fo=1, routed)           0.000    10.595    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[40]
    SLICE_X54Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.605    10.267    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.232    10.034    
                         clock uncertainty            0.173    10.207    
    SLICE_X54Y73         FDCE (Hold_fdce_C_D)         0.333    10.540    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                        -10.540    
                         arrival time                          10.595    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.467ns (10.039%)  route 4.185ns (89.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.290ns
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.510     5.911    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X67Y60         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_fdre_C_Q)         0.367     6.278 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][46]/Q
                         net (fo=1, routed)           4.185    10.463    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][46]
    SLICE_X67Y61         LUT4 (Prop_lut4_I0_O)        0.100    10.563 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[46]_i_1__0/O
                         net (fo=1, routed)           0.000    10.563    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[43]
    SLICE_X67Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.628    10.290    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X67Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism             -0.232    10.057    
                         clock uncertainty            0.173    10.230    
    SLICE_X67Y61         FDCE (Hold_fdce_C_D)         0.270    10.500    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                        -10.500    
                         arrival time                          10.563    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.467ns (9.899%)  route 4.251ns (90.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.286ns
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.505     5.906    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X61Y62         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.367     6.273 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][12]/Q
                         net (fo=1, routed)           4.251    10.523    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][12]
    SLICE_X60Y62         LUT4 (Prop_lut4_I3_O)        0.100    10.623 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    10.623    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[9]
    SLICE_X60Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.624    10.286    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/C
                         clock pessimism             -0.232    10.053    
                         clock uncertainty            0.173    10.226    
    SLICE_X60Y62         FDCE (Hold_fdce_C_D)         0.333    10.559    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.559    
                         arrival time                          10.623    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][67]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.518ns (10.979%)  route 4.200ns (89.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.279ns
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.501     5.902    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X62Y68         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.418     6.320 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][67]/Q
                         net (fo=1, routed)           4.200    10.520    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][67]
    SLICE_X62Y70         LUT4 (Prop_lut4_I3_O)        0.100    10.620 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[67]_i_1__0/O
                         net (fo=1, routed)           0.000    10.620    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[64]
    SLICE_X62Y70         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.617    10.279    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y70         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism             -0.232    10.046    
                         clock uncertainty            0.173    10.219    
    SLICE_X62Y70         FDCE (Hold_fdce_C_D)         0.330    10.549    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                        -10.549    
                         arrival time                          10.620    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 0.467ns (10.015%)  route 4.196ns (89.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.372ns
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.591     5.991    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X86Y113        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.367     6.358 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/Q
                         net (fo=1, routed)           4.196    10.554    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][0]
    SLICE_X83Y113        LUT4 (Prop_lut4_I0_O)        0.100    10.654 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.654    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[0]
    SLICE_X83Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.711    10.372    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y113        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism             -0.232    10.140    
                         clock uncertainty            0.173    10.313    
    SLICE_X83Y113        FDCE (Hold_fdce_C_D)         0.269    10.582    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.582    
                         arrival time                          10.654    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.467ns (10.010%)  route 4.198ns (89.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.290ns
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.510     5.911    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X67Y60         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_fdre_C_Q)         0.367     6.278 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/Q
                         net (fo=1, routed)           4.198    10.476    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][8]
    SLICE_X67Y61         LUT4 (Prop_lut4_I0_O)        0.100    10.576 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.576    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[5]
    SLICE_X67Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.628    10.290    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X67Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism             -0.232    10.057    
                         clock uncertainty            0.173    10.230    
    SLICE_X67Y61         FDCE (Hold_fdce_C_D)         0.271    10.501    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.501    
                         arrival time                          10.576    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.467ns (10.018%)  route 4.194ns (89.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.284ns
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.506     5.907    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y64         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.367     6.274 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/Q
                         net (fo=1, routed)           4.194    10.468    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][15]
    SLICE_X63Y66         LUT4 (Prop_lut4_I3_O)        0.100    10.568 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000    10.568    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[12]
    SLICE_X63Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.622    10.284    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X63Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism             -0.232    10.051    
                         clock uncertainty            0.173    10.224    
    SLICE_X63Y66         FDCE (Hold_fdce_C_D)         0.269    10.493    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                        -10.493    
                         arrival time                          10.568    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][47]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.467ns (9.880%)  route 4.260ns (90.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.277ns
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.498     5.899    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X61Y79         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.367     6.266 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][47]/Q
                         net (fo=1, routed)           4.260    10.525    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][47]
    SLICE_X60Y79         LUT4 (Prop_lut4_I0_O)        0.100    10.625 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[47]_i_1__0/O
                         net (fo=1, routed)           0.000    10.625    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[44]
    SLICE_X60Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.615    10.277    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism             -0.232    10.044    
                         clock uncertainty            0.173    10.217    
    SLICE_X60Y79         FDCE (Hold_fdce_C_D)         0.330    10.547    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                        -10.547    
                         arrival time                          10.625    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.467ns (9.985%)  route 4.210ns (90.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.390ns
    Source Clock Delay      (SCD):    6.004ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.603     6.004    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDRE (Prop_fdre_C_Q)         0.367     6.371 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][72]/Q
                         net (fo=1, routed)           4.210    10.581    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][72]
    SLICE_X82Y96         LUT4 (Prop_lut4_I3_O)        0.100    10.681 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[72]_i_1__0/O
                         net (fo=1, routed)           0.000    10.681    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[69]
    SLICE_X82Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.728    10.390    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism             -0.232    10.157    
                         clock uncertainty            0.173    10.330    
    SLICE_X82Y96         FDCE (Hold_fdce_C_D)         0.270    10.600    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                        -10.600    
                         arrival time                          10.681    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       12.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.973ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        12.959ns  (logic 0.478ns (3.689%)  route 12.481ns (96.311%))
  Logic Levels:           0  
  Clock Path Skew:        6.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.692ns = ( 29.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.616     3.405    tap/dtmcs_tck
    SLICE_X60Y106        FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.478     3.883 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          12.481    16.364    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X60Y107        FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.495    29.692    tap/clk_core_BUFG
    SLICE_X60Y107        FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.692    
                         clock uncertainty           -0.140    29.552    
    SLICE_X60Y107        FDCE (Setup_fdce_C_D)       -0.216    29.336    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         29.336    
                         arrival time                         -16.364    
  -------------------------------------------------------------------
                         slack                                 12.973    

Slack (MET) :             15.731ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        10.349ns  (logic 0.518ns (5.005%)  route 9.831ns (94.995%))
  Logic Levels:           0  
  Clock Path Skew:        6.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.692ns = ( 29.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.616     3.405    tap/dtmcs_tck
    SLICE_X60Y106        FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.518     3.923 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           9.831    13.754    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X61Y107        FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.495    29.692    tap/clk_core_BUFG
    SLICE_X61Y107        FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.692    
                         clock uncertainty           -0.140    29.552    
    SLICE_X61Y107        FDCE (Setup_fdce_C_D)       -0.067    29.485    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.485    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                 15.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 0.418ns (4.796%)  route 8.297ns (95.204%))
  Logic Levels:           0  
  Clock Path Skew:        7.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.276ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452     1.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.496     3.038    tap/dtmcs_tck
    SLICE_X60Y106        FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.418     3.456 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           8.297    11.754    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X61Y107        FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.615    10.276    tap/clk_core_BUFG
    SLICE_X61Y107        FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    10.276    
                         clock uncertainty            0.140    10.416    
    SLICE_X61Y107        FDCE (Hold_fdce_C_D)         0.192    10.608    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.608    
                         arrival time                          11.754    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             2.479ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.148ns (2.700%)  route 5.333ns (97.300%))
  Logic Levels:           0  
  Clock Path Skew:        2.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.093ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.229    tap/dtmcs_tck
    SLICE_X60Y106        FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.148     1.377 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           5.333     6.710    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X60Y107        FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.831     4.093    tap/clk_core_BUFG
    SLICE_X60Y107        FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     4.093    
                         clock uncertainty            0.140     4.232    
    SLICE_X60Y107        FDCE (Hold_fdce_C_D)        -0.001     4.231    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.231    
                         arrival time                           6.710    
  -------------------------------------------------------------------
                         slack                                  2.479    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       10.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.641ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.666ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        2.030ns  (logic 0.608ns (29.947%)  route 1.422ns (70.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 103.039 - 100.000 ) 
    Source Clock Delay      (SCD):    10.278ns = ( 90.278 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.617    90.278    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y110        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110        FDCE (Prop_fdce_C_Q)         0.456    90.734 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           1.422    92.156    tap/dmi_reg_rdata[7]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.152    92.308 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000    92.308    tap/dtmcs[9]_i_1_n_0
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.039    tap/dtmcs_tck
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000   103.039    
                         clock uncertainty           -0.140   102.899    
    SLICE_X68Y109        FDRE (Setup_fdre_C_D)        0.075   102.974    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        102.974    
                         arrival time                         -92.308    
  -------------------------------------------------------------------
                         slack                                 10.666    

Slack (MET) :             10.760ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        2.016ns  (logic 0.608ns (30.162%)  route 1.408ns (69.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 103.118 - 100.000 ) 
    Source Clock Delay      (SCD):    10.278ns = ( 90.278 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.617    90.278    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X65Y109        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDCE (Prop_fdce_C_Q)         0.456    90.734 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           1.408    92.142    tap/dmi_reg_rdata[1]
    SLICE_X73Y115        LUT3 (Prop_lut3_I0_O)        0.152    92.294 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000    92.294    tap/dtmcs[3]_i_1_n_0
    SLICE_X73Y115        FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.576   103.118    tap/dtmcs_tck
    SLICE_X73Y115        FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.118    
                         clock uncertainty           -0.140   102.979    
    SLICE_X73Y115        FDRE (Setup_fdre_C_D)        0.075   103.053    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.053    
                         arrival time                         -92.294    
  -------------------------------------------------------------------
                         slack                                 10.760    

Slack (MET) :             10.916ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.651ns  (logic 0.642ns (38.886%)  route 1.009ns (61.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    10.359ns = ( 90.359 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.698    90.359    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDCE (Prop_fdce_C_Q)         0.518    90.877 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/Q
                         net (fo=1, routed)           1.009    91.886    tap/dmi_reg_rdata[15]
    SLICE_X71Y115        LUT3 (Prop_lut3_I0_O)        0.124    92.010 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000    92.010    tap/dtmcs[17]_i_1_n_0
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.493   103.035    tap/dtmcs_tck
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.896    
    SLICE_X71Y115        FDRE (Setup_fdre_C_D)        0.031   102.926    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        102.926    
                         arrival time                         -92.010    
  -------------------------------------------------------------------
                         slack                                 10.916    

Slack (MET) :             11.010ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.614ns  (logic 0.580ns (35.939%)  route 1.034ns (64.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 103.029 - 100.000 ) 
    Source Clock Delay      (SCD):    10.345ns = ( 90.345 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.684    90.345    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y122        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y122        FDCE (Prop_fdce_C_Q)         0.456    90.801 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/Q
                         net (fo=1, routed)           1.034    91.835    tap/dmi_reg_rdata[30]
    SLICE_X70Y121        LUT3 (Prop_lut3_I0_O)        0.124    91.959 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000    91.959    tap/dtmcs[32]_i_1_n_0
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.487   103.029    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000   103.029    
                         clock uncertainty           -0.140   102.890    
    SLICE_X70Y121        FDRE (Setup_fdre_C_D)        0.079   102.969    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                        102.968    
                         arrival time                         -91.959    
  -------------------------------------------------------------------
                         slack                                 11.010    

Slack (MET) :             11.028ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.583ns  (logic 0.667ns (42.141%)  route 0.916ns (57.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    10.360ns = ( 90.360 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.699    90.360    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y112        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y112        FDCE (Prop_fdce_C_Q)         0.518    90.878 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.916    91.794    tap/dmi_reg_rdata[4]
    SLICE_X71Y115        LUT3 (Prop_lut3_I0_O)        0.149    91.943 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    91.943    tap/dtmcs[6]_i_1_n_0
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.493   103.035    tap/dtmcs_tck
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.896    
    SLICE_X71Y115        FDRE (Setup_fdre_C_D)        0.075   102.970    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        102.970    
                         arrival time                         -91.943    
  -------------------------------------------------------------------
                         slack                                 11.028    

Slack (MET) :             11.059ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.592ns  (logic 0.580ns (36.431%)  route 1.012ns (63.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 103.039 - 100.000 ) 
    Source Clock Delay      (SCD):    10.279ns = ( 90.279 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.618    90.279    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X67Y108        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDCE (Prop_fdce_C_Q)         0.456    90.735 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           1.012    91.747    tap/dmi_reg_rdata[10]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.124    91.871 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000    91.871    tap/dtmcs[12]_i_1_n_0
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.039    tap/dtmcs_tck
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000   103.039    
                         clock uncertainty           -0.140   102.899    
    SLICE_X68Y109        FDRE (Setup_fdre_C_D)        0.031   102.930    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        102.930    
                         arrival time                         -91.871    
  -------------------------------------------------------------------
                         slack                                 11.059    

Slack (MET) :             11.079ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.614ns  (logic 0.610ns (37.797%)  route 1.004ns (62.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    10.278ns = ( 90.278 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.617    90.278    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X71Y110        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDCE (Prop_fdce_C_Q)         0.456    90.734 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           1.004    91.738    tap/dmi_reg_rdata[3]
    SLICE_X71Y115        LUT3 (Prop_lut3_I0_O)        0.154    91.892 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000    91.892    tap/dtmcs[5]_i_1_n_0
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.493   103.035    tap/dtmcs_tck
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.896    
    SLICE_X71Y115        FDRE (Setup_fdre_C_D)        0.075   102.970    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                        102.970    
                         arrival time                         -91.892    
  -------------------------------------------------------------------
                         slack                                 11.079    

Slack (MET) :             11.106ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.677ns  (logic 0.668ns (39.841%)  route 1.009ns (60.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 103.118 - 100.000 ) 
    Source Clock Delay      (SCD):    10.271ns = ( 90.271 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.610    90.271    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y117        FDCE (Prop_fdce_C_Q)         0.518    90.789 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           1.009    91.798    tap/dmi_reg_rdata[19]
    SLICE_X73Y115        LUT3 (Prop_lut3_I0_O)        0.150    91.948 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000    91.948    tap/dtmcs[21]_i_1_n_0
    SLICE_X73Y115        FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.576   103.118    tap/dtmcs_tck
    SLICE_X73Y115        FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000   103.118    
                         clock uncertainty           -0.140   102.979    
    SLICE_X73Y115        FDRE (Setup_fdre_C_D)        0.075   103.053    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        103.053    
                         arrival time                         -91.948    
  -------------------------------------------------------------------
                         slack                                 11.106    

Slack (MET) :             11.124ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.571ns  (logic 0.610ns (38.830%)  route 0.961ns (61.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 103.039 - 100.000 ) 
    Source Clock Delay      (SCD):    10.279ns = ( 90.279 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.618    90.279    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X65Y108        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDCE (Prop_fdce_C_Q)         0.456    90.735 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           0.961    91.696    tap/dmi_reg_rdata[0]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.154    91.850 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000    91.850    tap/dtmcs[2]_i_1_n_0
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.039    tap/dtmcs_tck
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000   103.039    
                         clock uncertainty           -0.140   102.899    
    SLICE_X68Y109        FDRE (Setup_fdre_C_D)        0.075   102.974    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        102.974    
                         arrival time                         -91.850    
  -------------------------------------------------------------------
                         slack                                 11.124    

Slack (MET) :             11.141ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.508ns  (logic 0.580ns (38.455%)  route 0.928ns (61.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    10.275ns = ( 90.275 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.614    90.275    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X64Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        FDCE (Prop_fdce_C_Q)         0.456    90.731 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           0.928    91.659    tap/dmi_reg_rdata[12]
    SLICE_X71Y115        LUT3 (Prop_lut3_I0_O)        0.124    91.783 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000    91.783    tap/dtmcs[14]_i_1_n_0
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.493   103.035    tap/dtmcs_tck
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.896    
    SLICE_X71Y115        FDRE (Setup_fdre_C_D)        0.029   102.924    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        102.924    
                         arrival time                         -91.783    
  -------------------------------------------------------------------
                         slack                                 11.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.563     3.210    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y109        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDCE (Prop_fdce_C_Q)         0.141     3.351 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.098     3.449    tap/dmi_reg_rdata[11]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.049     3.498 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     3.498    tap/dtmcs[13]_i_1_n_0
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.835     1.610    tap/dtmcs_tck
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.610    
                         clock uncertainty            0.140     1.750    
    SLICE_X68Y109        FDRE (Hold_fdre_C_D)         0.107     1.857    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.581     3.228    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X73Y121        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDCE (Prop_fdce_C_Q)         0.141     3.369 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.097     3.466    tap/dmi_reg_rdata[25]
    SLICE_X72Y121        LUT3 (Prop_lut3_I0_O)        0.048     3.514 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     3.514    tap/dtmcs[27]_i_1_n_0
    SLICE_X72Y121        FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.850     1.626    tap/dtmcs_tck
    SLICE_X72Y121        FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000     1.626    
                         clock uncertainty            0.140     1.766    
    SLICE_X72Y121        FDRE (Hold_fdre_C_D)         0.107     1.873    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.588     3.235    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y116        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDCE (Prop_fdce_C_Q)         0.141     3.376 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/Q
                         net (fo=1, routed)           0.143     3.520    tap/dmi_reg_rdata[13]
    SLICE_X73Y115        LUT3 (Prop_lut3_I0_O)        0.045     3.565 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     3.565    tap/dtmcs[15]_i_1_n_0
    SLICE_X73Y115        FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.632    tap/dtmcs_tck
    SLICE_X73Y115        FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.000     1.632    
                         clock uncertainty            0.140     1.772    
    SLICE_X73Y115        FDRE (Hold_fdre_C_D)         0.091     1.863    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.556     3.203    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y119        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDCE (Prop_fdce_C_Q)         0.164     3.367 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.151     3.519    tap/dmi_reg_rdata[20]
    SLICE_X70Y121        LUT3 (Prop_lut3_I0_O)        0.045     3.564 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000     3.564    tap/dtmcs[22]_i_1_n_0
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.599    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000     1.599    
                         clock uncertainty            0.140     1.739    
    SLICE_X70Y121        FDRE (Hold_fdre_C_D)         0.121     1.860    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.379%)  route 0.185ns (49.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.554     3.201    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y121        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDCE (Prop_fdce_C_Q)         0.141     3.342 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.185     3.528    tap/dmi_reg_rdata[23]
    SLICE_X70Y121        LUT3 (Prop_lut3_I0_O)        0.047     3.575 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     3.575    tap/dtmcs[25]_i_1_n_0
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.599    tap/dtmcs_tck
    SLICE_X70Y121        FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000     1.599    
                         clock uncertainty            0.140     1.739    
    SLICE_X70Y121        FDRE (Hold_fdre_C_D)         0.131     1.870    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.212ns (59.817%)  route 0.142ns (40.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.558     3.205    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y117        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y117        FDCE (Prop_fdce_C_Q)         0.164     3.369 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.142     3.512    tap/dmi_reg_rdata[18]
    SLICE_X71Y115        LUT3 (Prop_lut3_I0_O)        0.048     3.560 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     3.560    tap/dtmcs[20]_i_1_n_0
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.830     1.605    tap/dtmcs_tck
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000     1.605    
                         clock uncertainty            0.140     1.745    
    SLICE_X71Y115        FDRE (Hold_fdre_C_D)         0.107     1.852    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.525%)  route 0.155ns (45.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.563     3.210    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X67Y108        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDCE (Prop_fdce_C_Q)         0.141     3.351 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.155     3.507    tap/dmi_reg_rdata[8]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.045     3.552 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     3.552    tap/dtmcs[10]_i_1_n_0
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.835     1.610    tap/dtmcs_tck
    SLICE_X68Y109        FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000     1.610    
                         clock uncertainty            0.140     1.750    
    SLICE_X68Y109        FDRE (Hold_fdre_C_D)         0.091     1.841    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.715ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.915%)  route 0.159ns (46.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.581     3.228    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X73Y121        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDCE (Prop_fdce_C_Q)         0.141     3.369 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.159     3.528    tap/dmi_reg_rdata[28]
    SLICE_X72Y121        LUT3 (Prop_lut3_I0_O)        0.045     3.573 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     3.573    tap/dtmcs[30]_i_1_n_0
    SLICE_X72Y121        FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.850     1.626    tap/dtmcs_tck
    SLICE_X72Y121        FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000     1.626    
                         clock uncertainty            0.140     1.766    
    SLICE_X72Y121        FDRE (Hold_fdre_C_D)         0.092     1.858    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.550%)  route 0.136ns (39.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.560     3.207    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y115        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDCE (Prop_fdce_C_Q)         0.164     3.371 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/Q
                         net (fo=1, routed)           0.136     3.508    tap/dmi_reg_rdata[16]
    SLICE_X71Y115        LUT3 (Prop_lut3_I0_O)        0.045     3.553 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000     3.553    tap/dtmcs[18]_i_1_n_0
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.830     1.605    tap/dtmcs_tck
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000     1.605    
                         clock uncertainty            0.140     1.745    
    SLICE_X71Y115        FDRE (Hold_fdre_C_D)         0.092     1.837    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.722ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.480%)  route 0.142ns (40.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.560     3.207    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y115        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDCE (Prop_fdce_C_Q)         0.164     3.371 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/Q
                         net (fo=1, routed)           0.142     3.514    tap/dmi_reg_rdata[17]
    SLICE_X71Y115        LUT3 (Prop_lut3_I0_O)        0.045     3.559 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     3.559    tap/dtmcs[19]_i_1_n_0
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.830     1.605    tap/dtmcs_tck
    SLICE_X71Y115        FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000     1.605    
                         clock uncertainty            0.140     1.745    
    SLICE_X71Y115        FDRE (Hold_fdre_C_D)         0.092     1.837    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  1.722    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dffs/dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.462ns  (logic 0.608ns (3.693%)  route 15.854ns (96.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.961ns = ( 29.961 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456    10.924 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.892    16.815    clk_gen/rst_core
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.152    16.967 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9059, routed)        9.962    26.929    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X5Y190         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dffs/dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.764    29.961    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X5Y190         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism              0.464    30.425    
                         clock uncertainty           -0.062    30.363    
    SLICE_X5Y190         FDCE (Recov_fdce_C_CLR)     -0.607    29.756    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[8].gprff/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         29.756    
                         arrival time                         -26.929    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.373ns  (logic 0.608ns (3.714%)  route 15.765ns (96.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.883ns = ( 29.883 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456    10.924 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.892    16.815    clk_gen/rst_core
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.152    16.967 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9059, routed)        9.873    26.840    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X9Y190         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.686    29.883    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X9Y190         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.464    30.347    
                         clock uncertainty           -0.062    30.285    
    SLICE_X9Y190         FDCE (Recov_fdce_C_CLR)     -0.607    29.678    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[13].gprff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         29.678    
                         arrival time                         -26.840    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dffs/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.368ns  (logic 0.608ns (3.714%)  route 15.760ns (96.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.884ns = ( 29.884 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456    10.924 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.892    16.815    clk_gen/rst_core
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.152    16.967 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9059, routed)        9.869    26.836    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X9Y192         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dffs/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.687    29.884    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X9Y192         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dffs/dout_reg[7]/C
                         clock pessimism              0.464    30.348    
                         clock uncertainty           -0.062    30.286    
    SLICE_X9Y192         FDCE (Recov_fdce_C_CLR)     -0.607    29.679    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dffs/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         29.679    
                         arrival time                         -26.836    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.519ns  (logic 0.608ns (3.681%)  route 15.911ns (96.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.961ns = ( 29.961 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456    10.924 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.892    16.815    clk_gen/rst_core
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.152    16.967 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9059, routed)       10.019    26.986    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X6Y190         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.764    29.961    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X6Y190         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism              0.464    30.425    
                         clock uncertainty           -0.062    30.363    
    SLICE_X6Y190         FDCE (Recov_fdce_C_CLR)     -0.521    29.842    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[9].gprff/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         29.842    
                         arrival time                         -26.986    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.383ns  (logic 0.608ns (3.711%)  route 15.775ns (96.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.961ns = ( 29.961 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456    10.924 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.892    16.815    clk_gen/rst_core
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.152    16.967 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9059, routed)        9.883    26.850    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X3Y188         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.764    29.961    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X3Y188         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.464    30.425    
                         clock uncertainty           -0.062    30.363    
    SLICE_X3Y188         FDCE (Recov_fdce_C_CLR)     -0.607    29.756    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[5].gprff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         29.756    
                         arrival time                         -26.850    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.373ns  (logic 0.608ns (3.714%)  route 15.765ns (96.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.883ns = ( 29.883 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456    10.924 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.892    16.815    clk_gen/rst_core
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.152    16.967 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9059, routed)        9.873    26.840    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X8Y190         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.686    29.883    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X8Y190         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.464    30.347    
                         clock uncertainty           -0.062    30.285    
    SLICE_X8Y190         FDCE (Recov_fdce_C_CLR)     -0.521    29.764    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[10].gprff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         29.764    
                         arrival time                         -26.840    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dffs/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.368ns  (logic 0.608ns (3.714%)  route 15.760ns (96.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.884ns = ( 29.884 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456    10.924 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.892    16.815    clk_gen/rst_core
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.152    16.967 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9059, routed)        9.869    26.836    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X8Y192         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dffs/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.687    29.884    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X8Y192         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dffs/dout_reg[7]/C
                         clock pessimism              0.464    30.348    
                         clock uncertainty           -0.062    30.286    
    SLICE_X8Y192         FDCE (Recov_fdce_C_CLR)     -0.521    29.765    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[2].gprff/genblock.dff/dffs/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         29.765    
                         arrival time                         -26.836    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.383ns  (logic 0.608ns (3.711%)  route 15.775ns (96.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.961ns = ( 29.961 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456    10.924 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.892    16.815    clk_gen/rst_core
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.152    16.967 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9059, routed)        9.883    26.850    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/dout_reg[0]_4
    SLICE_X2Y188         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.764    29.961    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X2Y188         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.464    30.425    
                         clock uncertainty           -0.062    30.363    
    SLICE_X2Y188         FDCE (Recov_fdce_C_CLR)     -0.521    29.842    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[3].gprff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         29.842    
                         arrival time                         -26.850    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dffs/dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.279ns  (logic 0.608ns (3.735%)  route 15.671ns (96.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.962ns = ( 29.962 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456    10.924 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.892    16.815    clk_gen/rst_core
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.152    16.967 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9059, routed)        9.779    26.746    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dffs/dout_reg[0]_4
    SLICE_X5Y191         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dffs/dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.765    29.962    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X5Y191         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism              0.464    30.426    
                         clock uncertainty           -0.062    30.364    
    SLICE_X5Y191         FDCE (Recov_fdce_C_CLR)     -0.607    29.757    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[4].gprff/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         29.757    
                         arrival time                         -26.746    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.252ns  (logic 0.608ns (3.741%)  route 15.644ns (96.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.959ns = ( 29.959 - 20.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.806    10.468    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456    10.924 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        5.892    16.815    clk_gen/rst_core
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.152    16.967 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9059, routed)        9.753    26.720    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X4Y187         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       1.762    29.959    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X4Y187         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.464    30.423    
                         clock uncertainty           -0.062    30.361    
    SLICE_X4Y187         FDCE (Recov_fdce_C_CLR)     -0.607    29.754    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[6].gprff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         29.754    
                         arrival time                         -26.720    
  -------------------------------------------------------------------
                         slack                                  3.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/wb_interface/wb_adr_is_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.936%)  route 0.346ns (71.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.631     3.279    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     3.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.346     3.766    swervolf/uart16550_0/wb_interface/rst_core
    SLICE_X53Y42         FDCE                                         f  swervolf/uart16550_0/wb_interface/wb_adr_is_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.901     4.162    swervolf/uart16550_0/wb_interface/clk_core_BUFG
    SLICE_X53Y42         FDCE                                         r  swervolf/uart16550_0/wb_interface/wb_adr_is_reg[2]/C
                         clock pessimism             -0.622     3.540    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092     3.448    swervolf/uart16550_0/wb_interface/wb_adr_is_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/wb_interface/wb_dat_is_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.936%)  route 0.346ns (71.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.631     3.279    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     3.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.346     3.766    swervolf/uart16550_0/wb_interface/rst_core
    SLICE_X53Y42         FDCE                                         f  swervolf/uart16550_0/wb_interface/wb_dat_is_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.901     4.162    swervolf/uart16550_0/wb_interface/clk_core_BUFG
    SLICE_X53Y42         FDCE                                         r  swervolf/uart16550_0/wb_interface/wb_dat_is_reg[0]/C
                         clock pessimism             -0.622     3.540    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092     3.448    swervolf/uart16550_0/wb_interface/wb_dat_is_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/wb_interface/wb_dat_is_reg[4]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.936%)  route 0.346ns (71.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.631     3.279    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     3.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.346     3.766    swervolf/uart16550_0/wb_interface/rst_core
    SLICE_X53Y42         FDCE                                         f  swervolf/uart16550_0/wb_interface/wb_dat_is_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.901     4.162    swervolf/uart16550_0/wb_interface/clk_core_BUFG
    SLICE_X53Y42         FDCE                                         r  swervolf/uart16550_0/wb_interface/wb_dat_is_reg[4]/C
                         clock pessimism             -0.622     3.540    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092     3.448    swervolf/uart16550_0/wb_interface/wb_dat_is_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/wb_interface/wb_dat_is_reg[7]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.936%)  route 0.346ns (71.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.631     3.279    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     3.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.346     3.766    swervolf/uart16550_0/wb_interface/rst_core
    SLICE_X53Y42         FDCE                                         f  swervolf/uart16550_0/wb_interface/wb_dat_is_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.901     4.162    swervolf/uart16550_0/wb_interface/clk_core_BUFG
    SLICE_X53Y42         FDCE                                         r  swervolf/uart16550_0/wb_interface/wb_dat_is_reg[7]/C
                         clock pessimism             -0.622     3.540    
    SLICE_X53Y42         FDCE (Remov_fdce_C_CLR)     -0.092     3.448    swervolf/uart16550_0/wb_interface/wb_dat_is_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.700%)  route 0.408ns (74.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.631     3.279    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     3.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.408     3.828    swervolf/uart16550_0/regs/transmitter/fifo_tx/rst_core
    SLICE_X53Y37         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/fifo_tx/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.898     4.159    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X53Y37         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/count_reg[4]/C
                         clock pessimism             -0.622     3.537    
    SLICE_X53Y37         FDCE (Remov_fdce_C_CLR)     -0.092     3.445    swervolf/uart16550_0/regs/transmitter/fifo_tx/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.498%)  route 0.412ns (74.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.631     3.279    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     3.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.412     3.832    swervolf/uart16550_0/regs/transmitter/fifo_tx/rst_core
    SLICE_X52Y37         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.898     4.159    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X52Y37         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                         clock pessimism             -0.622     3.537    
    SLICE_X52Y37         FDCE (Remov_fdce_C_CLR)     -0.092     3.445    swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.498%)  route 0.412ns (74.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.631     3.279    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     3.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.412     3.832    swervolf/uart16550_0/regs/transmitter/fifo_tx/rst_core
    SLICE_X52Y37         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.898     4.159    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X52Y37         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]/C
                         clock pessimism             -0.622     3.537    
    SLICE_X52Y37         FDCE (Remov_fdce_C_CLR)     -0.092     3.445    swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.498%)  route 0.412ns (74.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.631     3.279    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     3.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.412     3.832    swervolf/uart16550_0/regs/transmitter/fifo_tx/rst_core
    SLICE_X52Y37         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.898     4.159    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X52Y37         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[2]/C
                         clock pessimism             -0.622     3.537    
    SLICE_X52Y37         FDCE (Remov_fdce_C_CLR)     -0.092     3.445    swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.498%)  route 0.412ns (74.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.631     3.279    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     3.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.412     3.832    swervolf/uart16550_0/regs/transmitter/fifo_tx/rst_core
    SLICE_X52Y37         FDCE                                         f  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.898     4.159    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X52Y37         FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[3]/C
                         clock pessimism             -0.622     3.537    
    SLICE_X52Y37         FDCE (Remov_fdce_C_CLR)     -0.092     3.445    swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.546%)  route 0.371ns (72.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.092ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.631     3.279    clk_gen/clk_core_BUFG
    SLICE_X49Y49         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     3.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2591, routed)        0.371     3.791    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rst_core
    SLICE_X52Y58         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16452, routed)       0.831     4.092    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X52Y58         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                         clock pessimism             -0.618     3.473    
    SLICE_X52Y58         FDCE (Remov_fdce_C_CLR)     -0.092     3.381    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           3.791    
  -------------------------------------------------------------------
                         slack                                  0.409    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 0.478ns (8.672%)  route 5.034ns (91.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 15.898 - 10.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.733     6.366    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.844 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        5.034    11.878    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X55Y83         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.497    15.898    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X55Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/C
                         clock pessimism              0.311    16.209    
                         clock uncertainty           -0.057    16.152    
    SLICE_X55Y83         FDCE (Recov_fdce_C_CLR)     -0.576    15.576    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 0.478ns (8.672%)  route 5.034ns (91.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 15.898 - 10.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.733     6.366    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.844 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        5.034    11.878    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X55Y83         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.497    15.898    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X55Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism              0.311    16.209    
                         clock uncertainty           -0.057    16.152    
    SLICE_X55Y83         FDCE (Recov_fdce_C_CLR)     -0.576    15.576    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 0.478ns (8.672%)  route 5.034ns (91.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 15.898 - 10.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.733     6.366    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.844 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        5.034    11.878    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X55Y83         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.497    15.898    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X55Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism              0.311    16.209    
                         clock uncertainty           -0.057    16.152    
    SLICE_X55Y83         FDCE (Recov_fdce_C_CLR)     -0.576    15.576    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.478ns (8.817%)  route 4.943ns (91.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.733     6.366    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.844 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        4.943    11.787    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X86Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X86Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.057    16.167    
    SLICE_X86Y112        FDCE (Recov_fdce_C_CLR)     -0.576    15.591    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.478ns (8.817%)  route 4.943ns (91.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.733     6.366    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.844 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        4.943    11.787    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X86Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X86Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.057    16.167    
    SLICE_X86Y112        FDCE (Recov_fdce_C_CLR)     -0.576    15.591    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.478ns (8.817%)  route 4.943ns (91.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.733     6.366    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.844 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        4.943    11.787    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X86Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X86Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.057    16.167    
    SLICE_X86Y112        FDCE (Recov_fdce_C_CLR)     -0.576    15.591    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.478ns (8.817%)  route 4.943ns (91.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.733     6.366    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.844 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        4.943    11.787    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X86Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X86Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.057    16.167    
    SLICE_X86Y112        FDCE (Recov_fdce_C_CLR)     -0.576    15.591    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.478ns (8.817%)  route 4.943ns (91.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.733     6.366    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.844 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        4.943    11.787    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_rst
    SLICE_X86Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X86Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.057    16.167    
    SLICE_X86Y112        FDCE (Recov_fdce_C_CLR)     -0.576    15.591    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.478ns (8.817%)  route 4.943ns (91.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.733     6.366    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.844 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        4.943    11.787    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_rst
    SLICE_X86Y112        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X86Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.057    16.167    
    SLICE_X86Y112        FDCE (Recov_fdce_C_CLR)     -0.576    15.591    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 0.478ns (8.598%)  route 5.082ns (91.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 16.005 - 10.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.733     6.366    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.844 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        5.082    11.925    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X80Y97         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        1.604    16.005    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X80Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism              0.311    16.316    
                         clock uncertainty           -0.057    16.259    
    SLICE_X80Y97         FDCE (Recov_fdce_C_CLR)     -0.490    15.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.769    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  3.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[10]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.148ns (19.265%)  route 0.620ns (80.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.608     1.887    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.035 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.620     2.656    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y57         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[10]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X74Y57         FDCE (Remov_fdce_C_CLR)     -0.120     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[14]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.148ns (19.265%)  route 0.620ns (80.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.608     1.887    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.035 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.620     2.656    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y57         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[14]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X74Y57         FDCE (Remov_fdce_C_CLR)     -0.120     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[20]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.148ns (19.265%)  route 0.620ns (80.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.608     1.887    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.035 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.620     2.656    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X75Y57         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[20]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X75Y57         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.148ns (19.265%)  route 0.620ns (80.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.608     1.887    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.035 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.620     2.656    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X75Y57         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X75Y57         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[45]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.148ns (19.265%)  route 0.620ns (80.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.608     1.887    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.035 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.620     2.656    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X75Y57         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[45]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X75Y57         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[72]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.148ns (19.265%)  route 0.620ns (80.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.608     1.887    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.035 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.620     2.656    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X75Y57         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[72]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X75Y57         FDCE (Remov_fdce_C_CLR)     -0.145     1.769    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[2]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.148ns (16.697%)  route 0.738ns (83.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.608     1.887    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.035 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.738     2.774    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y57         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[2]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X76Y57         FDCE (Remov_fdce_C_CLR)     -0.120     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.148ns (16.697%)  route 0.738ns (83.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.608     1.887    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.035 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.738     2.774    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y57         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X76Y57         FDCE (Remov_fdce_C_CLR)     -0.120     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[4]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.148ns (16.697%)  route 0.738ns (83.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.608     1.887    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.035 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.738     2.774    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y57         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[4]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X76Y57         FDCE (Remov_fdce_C_CLR)     -0.120     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.148ns (16.697%)  route 0.738ns (83.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.608     1.887    ddr2/ldc/clk_0
    SLICE_X88Y50         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.035 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1445, routed)        0.738     2.774    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y57         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3180, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X76Y57         FDCE (Remov_fdce_C_CLR)     -0.120     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.979    





