Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 21:07:31 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_56_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 Delay1No19_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.804ns (23.488%)  route 2.619ns (76.512%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 6.967 - 4.000 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.682ns (routing 1.576ns, distribution 1.106ns)
  Clock Net Delay (Destination): 2.300ns (routing 1.429ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=15259, routed)       2.682     3.640    Delay1No19_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X129Y220       FDCE                                         r  Delay1No19_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y220       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.718 r  Delay1No19_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.731     4.449    Delay1No18_instance/Y_reg[33]_0[25]
    SLICE_X125Y180       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     4.500 r  Delay1No18_instance/geqOp_carry__0_i_12__8/O
                         net (fo=1, routed)           0.007     4.507    Sum10_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X125Y180       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.660 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.686    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y181       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.738 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.340     5.078    Delay1No19_instance/CO[0]
    SLICE_X122Y184       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     5.188 r  Delay1No19_instance/shiftedFracY_d1[12]_i_4__8/O
                         net (fo=3, routed)           0.223     5.411    Delay1No18_instance/Y_reg[23]_0[0]
    SLICE_X122Y182       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     5.563 r  Delay1No18_instance/shiftedFracY_d1[32]_i_9__8/O
                         net (fo=3, routed)           0.095     5.658    Delay1No18_instance/shiftedFracY_d1[32]_i_9__8_n_0
    SLICE_X122Y181       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     5.695 r  Delay1No18_instance/shiftedFracY_d1[12]_i_3__8/O
                         net (fo=34, routed)          0.448     6.143    Delay1No19_instance/shiftVal__5[0]
    SLICE_X127Y178       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     6.179 r  Delay1No19_instance/shiftedFracY_d1[26]_i_2__8/O
                         net (fo=5, routed)           0.511     6.690    Delay1No19_instance/Sum10_2_impl_instance/level2[19]
    SLICE_X121Y177       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     6.790 r  Delay1No19_instance/shiftedFracY_d1[34]_i_1__8/O
                         net (fo=2, routed)           0.188     6.978    Delay1No18_instance/Y_reg[26]_0[11]
    SLICE_X119Y177       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     7.013 r  Delay1No18_instance/shiftedFracY_d1[18]_i_1__8/O
                         net (fo=1, routed)           0.050     7.063    Sum10_2_impl_instance/FPAddSubOp_instance/D[7]
    SLICE_X119Y177       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=15259, routed)       2.300     6.967    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X119Y177       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/C
                         clock pessimism              0.438     7.405    
                         clock uncertainty           -0.035     7.370    
    SLICE_X119Y177       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.395    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  0.332    




