#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26752e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2675470 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x266cb80 .functor NOT 1, L_0x26a41c0, C4<0>, C4<0>, C4<0>;
L_0x26a3f20 .functor XOR 1, L_0x26a3de0, L_0x26a3e80, C4<0>, C4<0>;
L_0x26a40b0 .functor XOR 1, L_0x26a3f20, L_0x26a3fe0, C4<0>, C4<0>;
v0x26a1520_0 .net *"_ivl_10", 0 0, L_0x26a3fe0;  1 drivers
v0x26a1620_0 .net *"_ivl_12", 0 0, L_0x26a40b0;  1 drivers
v0x26a1700_0 .net *"_ivl_2", 0 0, L_0x26a3d40;  1 drivers
v0x26a17c0_0 .net *"_ivl_4", 0 0, L_0x26a3de0;  1 drivers
v0x26a18a0_0 .net *"_ivl_6", 0 0, L_0x26a3e80;  1 drivers
v0x26a19d0_0 .net *"_ivl_8", 0 0, L_0x26a3f20;  1 drivers
v0x26a1ab0_0 .var "clk", 0 0;
v0x26a1b50_0 .net "f_dut", 0 0, L_0x26a3be0;  1 drivers
v0x26a1bf0_0 .net "f_ref", 0 0, L_0x26a2d60;  1 drivers
v0x26a1d20_0 .var/2u "stats1", 159 0;
v0x26a1dc0_0 .var/2u "strobe", 0 0;
v0x26a1e60_0 .net "tb_match", 0 0, L_0x26a41c0;  1 drivers
v0x26a1f20_0 .net "tb_mismatch", 0 0, L_0x266cb80;  1 drivers
v0x26a1fe0_0 .net "wavedrom_enable", 0 0, v0x269fff0_0;  1 drivers
v0x26a2080_0 .net "wavedrom_title", 511 0, v0x26a00b0_0;  1 drivers
v0x26a2150_0 .net "x1", 0 0, v0x26a0170_0;  1 drivers
v0x26a21f0_0 .net "x2", 0 0, v0x26a0210_0;  1 drivers
v0x26a23a0_0 .net "x3", 0 0, v0x26a0300_0;  1 drivers
L_0x26a3d40 .concat [ 1 0 0 0], L_0x26a2d60;
L_0x26a3de0 .concat [ 1 0 0 0], L_0x26a2d60;
L_0x26a3e80 .concat [ 1 0 0 0], L_0x26a3be0;
L_0x26a3fe0 .concat [ 1 0 0 0], L_0x26a2d60;
L_0x26a41c0 .cmp/eeq 1, L_0x26a3d40, L_0x26a40b0;
S_0x2675600 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x2675470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x2661e70 .functor NOT 1, v0x26a0300_0, C4<0>, C4<0>, C4<0>;
L_0x2675d20 .functor AND 1, L_0x2661e70, v0x26a0210_0, C4<1>, C4<1>;
L_0x266cbf0 .functor NOT 1, v0x26a0170_0, C4<0>, C4<0>, C4<0>;
L_0x26a2640 .functor AND 1, L_0x2675d20, L_0x266cbf0, C4<1>, C4<1>;
L_0x26a2710 .functor NOT 1, v0x26a0300_0, C4<0>, C4<0>, C4<0>;
L_0x26a2780 .functor AND 1, L_0x26a2710, v0x26a0210_0, C4<1>, C4<1>;
L_0x26a2830 .functor AND 1, L_0x26a2780, v0x26a0170_0, C4<1>, C4<1>;
L_0x26a28f0 .functor OR 1, L_0x26a2640, L_0x26a2830, C4<0>, C4<0>;
L_0x26a2a50 .functor NOT 1, v0x26a0210_0, C4<0>, C4<0>, C4<0>;
L_0x26a2ac0 .functor AND 1, v0x26a0300_0, L_0x26a2a50, C4<1>, C4<1>;
L_0x26a2be0 .functor AND 1, L_0x26a2ac0, v0x26a0170_0, C4<1>, C4<1>;
L_0x26a2c50 .functor OR 1, L_0x26a28f0, L_0x26a2be0, C4<0>, C4<0>;
L_0x26a2dd0 .functor AND 1, v0x26a0300_0, v0x26a0210_0, C4<1>, C4<1>;
L_0x26a2e40 .functor AND 1, L_0x26a2dd0, v0x26a0170_0, C4<1>, C4<1>;
L_0x26a2d60 .functor OR 1, L_0x26a2c50, L_0x26a2e40, C4<0>, C4<0>;
v0x266cdf0_0 .net *"_ivl_0", 0 0, L_0x2661e70;  1 drivers
v0x266ce90_0 .net *"_ivl_10", 0 0, L_0x26a2780;  1 drivers
v0x2661ee0_0 .net *"_ivl_12", 0 0, L_0x26a2830;  1 drivers
v0x269e950_0 .net *"_ivl_14", 0 0, L_0x26a28f0;  1 drivers
v0x269ea30_0 .net *"_ivl_16", 0 0, L_0x26a2a50;  1 drivers
v0x269eb60_0 .net *"_ivl_18", 0 0, L_0x26a2ac0;  1 drivers
v0x269ec40_0 .net *"_ivl_2", 0 0, L_0x2675d20;  1 drivers
v0x269ed20_0 .net *"_ivl_20", 0 0, L_0x26a2be0;  1 drivers
v0x269ee00_0 .net *"_ivl_22", 0 0, L_0x26a2c50;  1 drivers
v0x269ef70_0 .net *"_ivl_24", 0 0, L_0x26a2dd0;  1 drivers
v0x269f050_0 .net *"_ivl_26", 0 0, L_0x26a2e40;  1 drivers
v0x269f130_0 .net *"_ivl_4", 0 0, L_0x266cbf0;  1 drivers
v0x269f210_0 .net *"_ivl_6", 0 0, L_0x26a2640;  1 drivers
v0x269f2f0_0 .net *"_ivl_8", 0 0, L_0x26a2710;  1 drivers
v0x269f3d0_0 .net "f", 0 0, L_0x26a2d60;  alias, 1 drivers
v0x269f490_0 .net "x1", 0 0, v0x26a0170_0;  alias, 1 drivers
v0x269f550_0 .net "x2", 0 0, v0x26a0210_0;  alias, 1 drivers
v0x269f610_0 .net "x3", 0 0, v0x26a0300_0;  alias, 1 drivers
S_0x269f750 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x2675470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x269ff30_0 .net "clk", 0 0, v0x26a1ab0_0;  1 drivers
v0x269fff0_0 .var "wavedrom_enable", 0 0;
v0x26a00b0_0 .var "wavedrom_title", 511 0;
v0x26a0170_0 .var "x1", 0 0;
v0x26a0210_0 .var "x2", 0 0;
v0x26a0300_0 .var "x3", 0 0;
E_0x2670180/0 .event negedge, v0x269ff30_0;
E_0x2670180/1 .event posedge, v0x269ff30_0;
E_0x2670180 .event/or E_0x2670180/0, E_0x2670180/1;
E_0x266ff10 .event negedge, v0x269ff30_0;
E_0x265b9f0 .event posedge, v0x269ff30_0;
S_0x269fa30 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x269f750;
 .timescale -12 -12;
v0x269fc30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x269fd30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x269f750;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26a0400 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x2675470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x26a3220 .functor AND 1, v0x26a0300_0, L_0x26a3070, C4<1>, C4<1>;
L_0x26a35a0 .functor AND 1, L_0x26a3220, L_0x26a33f0, C4<1>, C4<1>;
L_0x26a3750 .functor AND 1, L_0x26a36b0, v0x26a0210_0, C4<1>, C4<1>;
L_0x26a38e0 .functor AND 1, L_0x26a3750, L_0x26a3810, C4<1>, C4<1>;
L_0x26a3a20 .functor OR 1, L_0x26a35a0, L_0x26a38e0, C4<0>, C4<0>;
L_0x26a3b30 .functor AND 1, v0x26a0300_0, v0x26a0170_0, C4<1>, C4<1>;
L_0x26a3be0 .functor OR 1, L_0x26a3a20, L_0x26a3b30, C4<0>, C4<0>;
v0x26a0610_0 .net *"_ivl_1", 0 0, L_0x26a3070;  1 drivers
v0x26a06d0_0 .net *"_ivl_10", 0 0, L_0x26a3750;  1 drivers
v0x26a07b0_0 .net *"_ivl_13", 0 0, L_0x26a3810;  1 drivers
v0x26a0880_0 .net *"_ivl_14", 0 0, L_0x26a38e0;  1 drivers
v0x26a0960_0 .net *"_ivl_16", 0 0, L_0x26a3a20;  1 drivers
v0x26a0a90_0 .net *"_ivl_18", 0 0, L_0x26a3b30;  1 drivers
v0x26a0b70_0 .net *"_ivl_2", 0 0, L_0x26a3220;  1 drivers
v0x26a0c50_0 .net *"_ivl_5", 0 0, L_0x26a33f0;  1 drivers
v0x26a0d10_0 .net *"_ivl_6", 0 0, L_0x26a35a0;  1 drivers
v0x26a0e80_0 .net *"_ivl_9", 0 0, L_0x26a36b0;  1 drivers
v0x26a0f40_0 .net "f", 0 0, L_0x26a3be0;  alias, 1 drivers
v0x26a1000_0 .net "x1", 0 0, v0x26a0170_0;  alias, 1 drivers
v0x26a10a0_0 .net "x2", 0 0, v0x26a0210_0;  alias, 1 drivers
v0x26a1190_0 .net "x3", 0 0, v0x26a0300_0;  alias, 1 drivers
L_0x26a3070 .reduce/nor v0x26a0210_0;
L_0x26a33f0 .reduce/nor v0x26a0170_0;
L_0x26a36b0 .reduce/nor v0x26a0300_0;
L_0x26a3810 .reduce/nor v0x26a0170_0;
S_0x26a1300 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x2675470;
 .timescale -12 -12;
E_0x26703d0 .event anyedge, v0x26a1dc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26a1dc0_0;
    %nor/r;
    %assign/vec4 v0x26a1dc0_0, 0;
    %wait E_0x26703d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x269f750;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x26a0170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26a0210_0, 0;
    %assign/vec4 v0x26a0300_0, 0;
    %wait E_0x266ff10;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x265b9f0;
    %load/vec4 v0x26a0300_0;
    %load/vec4 v0x26a0210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x26a0170_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x26a0170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26a0210_0, 0;
    %assign/vec4 v0x26a0300_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x266ff10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x269fd30;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2670180;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x26a0170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26a0210_0, 0;
    %assign/vec4 v0x26a0300_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2675470;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26a1dc0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2675470;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x26a1ab0_0;
    %inv;
    %store/vec4 v0x26a1ab0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2675470;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x269ff30_0, v0x26a1f20_0, v0x26a23a0_0, v0x26a21f0_0, v0x26a2150_0, v0x26a1bf0_0, v0x26a1b50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2675470;
T_7 ;
    %load/vec4 v0x26a1d20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x26a1d20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26a1d20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x26a1d20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26a1d20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26a1d20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26a1d20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2675470;
T_8 ;
    %wait E_0x2670180;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26a1d20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26a1d20_0, 4, 32;
    %load/vec4 v0x26a1e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x26a1d20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26a1d20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26a1d20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26a1d20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x26a1bf0_0;
    %load/vec4 v0x26a1bf0_0;
    %load/vec4 v0x26a1b50_0;
    %xor;
    %load/vec4 v0x26a1bf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x26a1d20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26a1d20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x26a1d20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26a1d20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth1/human/truthtable1/iter1/response0/top_module.sv";
