# Reading pref.tcl
# do projeto_lic_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/roby/Documents/ISEL/LIC/shift_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:25:38 on Mar 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/roby/Documents/ISEL/LIC/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register
# -- Compiling architecture arq of shift_register
# End time: 12:25:38 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/roby/Documents/ISEL/LIC/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:25:39 on Mar 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/roby/Documents/ISEL/LIC/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture arq of FFD
# End time: 12:25:39 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/roby/Documents/ISEL/LIC/shift_register_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:25:39 on Mar 14,2022
# vcom -reportprogress 300 -93 -work work C:/Users/roby/Documents/ISEL/LIC/shift_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_tb
# -- Compiling architecture arq of shift_register_tb
# End time: 12:25:39 on Mar 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  shift_register_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" shift_register_tb 
# Start time: 12:25:39 on Mar 14,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_tb(arq)
# Loading work.shift_register(arq)
# Loading work.ffd(arq)
# ** Warning: (vsim-8683) Uninitialized out port /shift_register_tb/UUT/D(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
run
run
run -continue
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /shift_register_tb/UUT/D(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /shift_register_tb/UUT/D(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run
run
run -continue
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /shift_register_tb/UUT/D(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run
# End time: 12:32:47 on Mar 14,2022, Elapsed time: 0:07:08
# Errors: 0, Warnings: 1
