{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430496518462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430496518482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 01 11:08:37 2015 " "Processing started: Fri May 01 11:08:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430496518482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430496518482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430496518482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1430496523949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/final_project_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/final_project_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc " "Found entity 1: final_project_soc" {  } { { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "final_project_soc/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_irq_mapper " "Found entity 1: final_project_soc_irq_mapper" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0 " "Found entity 1: final_project_soc_mm_interconnect_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552415 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux_002" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux_002" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430496552973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430496552975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_004_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552979 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_004 " "Found entity 2: final_project_soc_mm_interconnect_0_router_004" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496552979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496552979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430496553021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430496553022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553026 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_002 " "Found entity 2: final_project_soc_mm_interconnect_0_router_002" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430496553064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430496553065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_001_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553070 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_001 " "Found entity 2: final_project_soc_mm_interconnect_0_router_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430496553102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430496553103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553111 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router " "Found entity 2: final_project_soc_mm_interconnect_0_router" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sysid_qsys_0 " "Found entity 1: final_project_soc_sysid_qsys_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_soc_sdram_pll_dffpipe_l2c" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553471 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_soc_sdram_pll_stdsync_sv6" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553471 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_sdram_pll_altpll_fua2 " "Found entity 3: final_project_soc_sdram_pll_altpll_fua2" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553471 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_sdram_pll " "Found entity 4: final_project_soc_sdram_pll" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sdram_input_efifo_module " "Found entity 1: final_project_soc_sdram_input_efifo_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553521 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_sdram " "Found entity 2: final_project_soc_sdram" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553521 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "final_project_soc_sdram_test_component.v(236) " "Verilog HDL warning at final_project_soc_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1430496553573 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "final_project_soc_sdram_test_component.v(237) " "Verilog HDL warning at final_project_soc_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1430496553574 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "final_project_soc_sdram_test_component.v(238) " "Verilog HDL warning at final_project_soc_sdram_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1430496553574 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "final_project_soc_sdram_test_component.v(239) " "Verilog HDL warning at final_project_soc_sdram_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1430496553574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sdram_test_component_ram_module " "Found entity 1: final_project_soc_sdram_test_component_ram_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553580 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_sdram_test_component " "Found entity 2: final_project_soc_sdram_test_component" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_onchip_memory2_0 " "Found entity 1: final_project_soc_onchip_memory2_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_register_bank_a_module " "Found entity 1: final_project_soc_nios2_qsys_0_register_bank_a_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_nios2_qsys_0_register_bank_b_module " "Found entity 2: final_project_soc_nios2_qsys_0_register_bank_b_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_nios2_qsys_0_nios2_oci_debug " "Found entity 3: final_project_soc_nios2_qsys_0_nios2_oci_debug" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: final_project_soc_nios2_qsys_0_ociram_sp_ram_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_soc_nios2_qsys_0_nios2_ocimem " "Found entity 5: final_project_soc_nios2_qsys_0_nios2_ocimem" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_soc_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: final_project_soc_nios2_qsys_0_nios2_avalon_reg" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_soc_nios2_qsys_0_nios2_oci_break " "Found entity 7: final_project_soc_nios2_qsys_0_nios2_oci_break" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_soc_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: final_project_soc_nios2_qsys_0_nios2_oci_xbrk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_soc_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: final_project_soc_nios2_qsys_0_nios2_oci_dbrk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_soc_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: final_project_soc_nios2_qsys_0_nios2_oci_itrace" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_soc_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: final_project_soc_nios2_qsys_0_nios2_oci_td_mode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_soc_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: final_project_soc_nios2_qsys_0_nios2_oci_dtrace" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_soc_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: final_project_soc_nios2_qsys_0_nios2_oci_fifo" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_soc_nios2_qsys_0_nios2_oci_pib " "Found entity 17: final_project_soc_nios2_qsys_0_nios2_oci_pib" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_soc_nios2_qsys_0_nios2_oci_im " "Found entity 18: final_project_soc_nios2_qsys_0_nios2_oci_im" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_soc_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: final_project_soc_nios2_qsys_0_nios2_performance_monitors" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_soc_nios2_qsys_0_nios2_oci " "Found entity 20: final_project_soc_nios2_qsys_0_nios2_oci" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_soc_nios2_qsys_0 " "Found entity 21: final_project_soc_nios2_qsys_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: final_project_soc_nios2_qsys_0_jtag_debug_module_tck" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496553851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496553851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_oci_test_bench " "Found entity 1: final_project_soc_nios2_qsys_0_oci_test_bench" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_test_bench " "Found entity 1: final_project_soc_nios2_qsys_0_test_bench" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_project_soc_jtag_uart_0_sim_scfifo_w" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554177 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_jtag_uart_0_scfifo_w " "Found entity 2: final_project_soc_jtag_uart_0_scfifo_w" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554177 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_project_soc_jtag_uart_0_sim_scfifo_r" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554177 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_jtag_uart_0_scfifo_r " "Found entity 4: final_project_soc_jtag_uart_0_scfifo_r" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554177 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_soc_jtag_uart_0 " "Found entity 5: final_project_soc_jtag_uart_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_audio_pll_0 " "Found entity 1: final_project_soc_audio_pll_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_audio_pll_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "final_project_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "final_project_soc/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_altpll.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "final_project_soc/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554366 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(70) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init.v" 70 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496554397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_audio_config.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_audio_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_audio_config " "Found entity 1: final_project_soc_audio_config" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_audio_config.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio_config.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "final_project_soc/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_audio_bit_counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "final_project_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "final_project_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "final_project_soc/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_clock_edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554965 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(157) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(157): ignored dangling comma in List of Port Connections" {  } { { "final_project_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1430496554984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "final_project_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_sync_fifo.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496554989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496554989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_audio " "Found entity 1: final_project_soc_audio" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_audio.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496555034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496555034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_LEDR " "Found entity 1: final_project_soc_LEDR" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_LEDR.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_LEDR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496555064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496555064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_LEDG " "Found entity 1: final_project_soc_LEDG" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_LEDG.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_LEDG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496555098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496555098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496555112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496555112 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at final_project_soc_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430496555241 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at final_project_soc_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430496555242 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at final_project_soc_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430496555244 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at final_project_soc_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430496555261 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(316) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(316): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430496555288 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(326) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(326): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430496555289 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(336) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(336): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430496555289 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(680) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(680): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430496555298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430496556915 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] final_project.sv(3) " "Output port \"LEDG\[8..1\]\" at final_project.sv(3) has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430496557244 "|final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc final_project_soc:nios_ii " "Elaborating entity \"final_project_soc\" for hierarchy \"final_project_soc:nios_ii\"" {  } { { "final_project.sv" "nios_ii" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496557869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_LEDG final_project_soc:nios_ii\|final_project_soc_LEDG:ledg " "Elaborating entity \"final_project_soc_LEDG\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_LEDG:ledg\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "ledg" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496558143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_LEDR final_project_soc:nios_ii\|final_project_soc_LEDR:ledr " "Elaborating entity \"final_project_soc_LEDR\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_LEDR:ledr\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "ledr" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496558271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_audio final_project_soc:nios_ii\|final_project_soc_audio:audio " "Elaborating entity \"final_project_soc_audio\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "audio" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496558335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_audio.v" "Bit_Clock_Edges" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496558451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_audio.v" "Audio_In_Deserializer" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496558522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "final_project_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496558616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "final_project_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496558770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "final_project_soc/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496561891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "final_project_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496562345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496562370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496562370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496562370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496562370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496562370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496562370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496562370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496562370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496562370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496562370 ""}  } { { "final_project_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430496562370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p441 " "Found entity 1: scfifo_p441" {  } { { "db/scfifo_p441.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/scfifo_p441.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496563202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496563202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p441 final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated " "Elaborating entity \"scfifo_p441\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496563205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cs31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cs31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cs31 " "Found entity 1: a_dpfifo_cs31" {  } { { "db/a_dpfifo_cs31.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/a_dpfifo_cs31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496563345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496563345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cs31 final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo " "Elaborating entity \"a_dpfifo_cs31\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\"" {  } { { "db/scfifo_p441.tdf" "dpfifo" { Text "C:/Users/Alberto/Desktop/final_project/db/scfifo_p441.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496563350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hh81 " "Found entity 1: altsyncram_hh81" {  } { { "db/altsyncram_hh81.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/altsyncram_hh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496563948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496563948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hh81 final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|altsyncram_hh81:FIFOram " "Elaborating entity \"altsyncram_hh81\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|altsyncram_hh81:FIFOram\"" {  } { { "db/a_dpfifo_cs31.tdf" "FIFOram" { Text "C:/Users/Alberto/Desktop/final_project/db/a_dpfifo_cs31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496563952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496565359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496565359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_cs31.tdf" "almost_full_comparer" { Text "C:/Users/Alberto/Desktop/final_project/db/a_dpfifo_cs31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496565365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_cs31.tdf" "three_comparison" { Text "C:/Users/Alberto/Desktop/final_project/db/a_dpfifo_cs31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496565420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496565830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496565830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_cs31.tdf" "rd_ptr_msb" { Text "C:/Users/Alberto/Desktop/final_project/db/a_dpfifo_cs31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496565835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496566597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496566597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_cs31.tdf" "usedw_counter" { Text "C:/Users/Alberto/Desktop/final_project/db/a_dpfifo_cs31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496566604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496566961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496566961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_cs31.tdf" "wr_ptr" { Text "C:/Users/Alberto/Desktop/final_project/db/a_dpfifo_cs31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496566967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_audio.v" "Audio_Out_Serializer" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496567291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_audio_config final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config " "Elaborating entity \"final_project_soc_audio_config\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "audio_config" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496567877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_audio_config.v" "AV_Config_Auto_Init" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio_config.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496568151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(156) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(156): truncated value with size 32 to match size of target (6)" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430496568156 "|final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de2_115 final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de2_115\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_audio_config.v" "Auto_Init_OB_Devices_ROM" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio_config.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496568263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Audio_ROM" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496568459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Video_ROM" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496568523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_audio_config.v" "Serial_Bus_Controller" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio_config.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496568694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(260) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(260): truncated value with size 32 to match size of target (5)" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430496568705 "|final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496568944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(128) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(128): truncated value with size 32 to match size of target (11)" {  } { { "final_project_soc/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_slow_clock_generator.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430496568946 "|final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_audio_pll_0 final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0 " "Elaborating entity \"final_project_soc_audio_pll_0\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "audio_pll_0" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_audio_pll_0.v" "audio_pll" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "final_project_soc/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_altpll.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "final_project_soc/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_altpll.v" 159 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496569915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 297 " "Parameter \"clk0_divide_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 73 " "Parameter \"clk0_multiply_by\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496569938 ""}  } { { "final_project_soc/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_altpll.v" 159 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430496569938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dkb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dkb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dkb2 " "Found entity 1: altpll_dkb2" {  } { { "db/altpll_dkb2.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/altpll_dkb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496570221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496570221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dkb2 final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated " "Elaborating entity \"altpll_dkb2\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496570223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_audio_pll_0.v" "reset_from_locked" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio_pll_0.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496570559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_0 final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_project_soc_jtag_uart_0\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "jtag_uart_0" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496570614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_0_scfifo_w final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"final_project_soc_jtag_uart_0_scfifo_w\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "the_final_project_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496570727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496571169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496571215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496571221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496571221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496571221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496571221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496571221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496571221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496571221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496571221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496571221 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430496571221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496571504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496571504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496571509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496571705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496571705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Alberto/Desktop/final_project/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496571710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496571835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496571835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Alberto/Desktop/final_project/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496571842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496572323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496572323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Alberto/Desktop/final_project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496572332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496573064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496573064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Alberto/Desktop/final_project/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496573068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496573464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496573464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Alberto/Desktop/final_project/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496573468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496573920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496573920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Alberto/Desktop/final_project/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496573923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_0_scfifo_r final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"final_project_soc_jtag_uart_0_scfifo_r\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "the_final_project_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496573962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "final_project_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496574301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496574409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496574411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496574411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496574411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496574411 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430496574411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496581394 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496581730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496581934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496581997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0 final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"final_project_soc_nios2_qsys_0\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "nios2_qsys_0" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496582069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_test_bench final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_test_bench:the_final_project_soc_nios2_qsys_0_test_bench " "Elaborating entity \"final_project_soc_nios2_qsys_0_test_bench\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_test_bench:the_final_project_soc_nios2_qsys_0_test_bench\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_test_bench" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496582593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_register_bank_a_module final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a " "Elaborating entity \"final_project_soc_nios2_qsys_0_register_bank_a_module\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "final_project_soc_nios2_qsys_0_register_bank_a" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496582716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496583634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_soc_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"final_project_soc_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583640 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430496583640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_61i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_61i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_61i1 " "Found entity 1: altsyncram_61i1" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/altsyncram_61i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496583812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496583812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_61i1 final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_61i1:auto_generated " "Elaborating entity \"altsyncram_61i1\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_61i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496583814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_register_bank_b_module final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b " "Elaborating entity \"final_project_soc_nios2_qsys_0_register_bank_b_module\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "final_project_soc_nios2_qsys_0_register_bank_b" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496584350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_soc_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"final_project_soc_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584360 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430496584360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71i1 " "Found entity 1: altsyncram_71i1" {  } { { "db/altsyncram_71i1.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/altsyncram_71i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496584798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496584798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71i1 final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_71i1:auto_generated " "Elaborating entity \"altsyncram_71i1\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_71i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496584802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 4810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496585780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_debug final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496586334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586338 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430496586338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_ocimem final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_ocimem\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_ociram_sp_ram_module final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"final_project_soc_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "final_project_soc_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496586816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_soc_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"final_project_soc_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496586820 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430496586820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p7a1 " "Found entity 1: altsyncram_p7a1" {  } { { "db/altsyncram_p7a1.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/altsyncram_p7a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496587242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496587242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p7a1 final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p7a1:auto_generated " "Elaborating entity \"altsyncram_p7a1\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496587244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_avalon_reg final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496587730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_break final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_break:the_final_project_soc_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_break\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_break:the_final_project_soc_nios2_qsys_0_nios2_oci_break\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496587787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_xbrk final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496587900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_dbrk final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_itrace final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_dtrace final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_td_mode final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace\|final_project_soc_nios2_qsys_0_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace\|final_project_soc_nios2_qsys_0_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "final_project_soc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_fifo final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_oci_test_bench final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_oci_test_bench:the_final_project_soc_nios2_qsys_0_oci_test_bench " "Elaborating entity \"final_project_soc_nios2_qsys_0_oci_test_bench\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_oci_test_bench:the_final_project_soc_nios2_qsys_0_oci_test_bench\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588646 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "final_project_soc_nios2_qsys_0_oci_test_bench " "Entity \"final_project_soc_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1430496588668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_pib final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_nios2_oci_pib\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_im final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_im:the_final_project_soc_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_im\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_im:the_final_project_soc_nios2_qsys_0_nios2_oci_im\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_jtag_debug_module_tck final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"final_project_soc_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496588920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "final_project_soc_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496589178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589182 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430496589182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589192 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_onchip_memory2_0 final_project_soc:nios_ii\|final_project_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_project_soc_onchip_memory2_0\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "onchip_memory2_0" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:nios_ii\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_ii\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496589730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_ii\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:nios_ii\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_project_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496589735 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430496589735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fod1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fod1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fod1 " "Found entity 1: altsyncram_fod1" {  } { { "db/altsyncram_fod1.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/altsyncram_fod1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496590047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496590047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fod1 final_project_soc:nios_ii\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fod1:auto_generated " "Elaborating entity \"altsyncram_fod1\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fod1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496590050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram final_project_soc:nios_ii\|final_project_soc_sdram:sdram " "Elaborating entity \"final_project_soc_sdram\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_sdram:sdram\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sdram" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496590520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_input_efifo_module final_project_soc:nios_ii\|final_project_soc_sdram:sdram\|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module " "Elaborating entity \"final_project_soc_sdram_input_efifo_module\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_sdram:sdram\|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "the_final_project_soc_sdram_input_efifo_module" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496590800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll final_project_soc:nios_ii\|final_project_soc_sdram_pll:sdram_pll " "Elaborating entity \"final_project_soc_sdram_pll\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_sdram_pll:sdram_pll\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sdram_pll" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496590870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_stdsync_sv6 final_project_soc:nios_ii\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_soc_sdram_pll_stdsync_sv6\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496590917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_dffpipe_l2c final_project_soc:nios_ii\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496590948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_altpll_fua2 final_project_soc:nios_ii\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_fua2:sd1 " "Elaborating entity \"final_project_soc_sdram_pll_altpll_fua2\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_fua2:sd1\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "sd1" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496591006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sysid_qsys_0 final_project_soc:nios_ii\|final_project_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_soc_sysid_qsys_0\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sysid_qsys_0" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496591097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0 final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_soc_mm_interconnect_0\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "mm_interconnect_0" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496591125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496593709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496593860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_audio_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "audio_avalon_audio_slave_translator" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496593992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "audio_config_avalon_av_config_slave_translator" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496594121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496594239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496594351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496594467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496594583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "ledg_s1_translator" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496594692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496594812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496594903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496594988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "audio_avalon_audio_slave_agent" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496595063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496595170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "audio_avalon_audio_slave_agent_rsp_fifo" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496595263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rdata_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "audio_avalon_audio_slave_agent_rdata_fifo" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496595546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496595715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496596077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router " "Elaborating entity \"final_project_soc_mm_interconnect_0_router\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496596320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_default_decode final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496596533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_001 final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_001\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496596627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_001_default_decode final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496596790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_002 final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_002\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496596817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_002_default_decode final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496596892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_004 final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_004\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_004:router_004\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_004" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496596926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_004_default_decode final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_004:router_004\|final_project_soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_004:router_004\|final_project_soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496596965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_demux final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496597025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_demux_001 final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496597098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_mux final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496597159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496597227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496597256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_mux_002 final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496597295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_demux final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496597366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_demux_001 final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496597402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_demux_002 final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496597514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_mux final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496597741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496598315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496598450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_mux_001 final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496598607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496599193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496599538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496599597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496599703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_irq_mapper final_project_soc:nios_ii\|final_project_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_project_soc_irq_mapper\" for hierarchy \"final_project_soc:nios_ii\|final_project_soc_irq_mapper:irq_mapper\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "irq_mapper" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496600266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "irq_synchronizer" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496600318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "final_project_soc/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496600475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "final_project_soc/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496600521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496600523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496600523 ""}  } { { "final_project_soc/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430496600523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496600534 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"final_project_soc:nios_ii\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "final_project_soc/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496600612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:nios_ii\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:nios_ii\|altera_reset_controller:rst_controller\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496600635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_soc:nios_ii\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_soc:nios_ii\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496600725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_soc:nios_ii\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_soc:nios_ii\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496600905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:nios_ii\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:nios_ii\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller_001" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430496600979 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "final_project_soc/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_altpll.v" 159 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1430496612001 "|final_project|final_project_soc:nios_ii|final_project_soc_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1430496614980 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430496644467 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430496644995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430496646972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430496647032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430496647095 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430496647129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430496647134 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1430496648075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde12e9b63/alt_sld_fab.v" "" { Text "C:/Users/Alberto/Desktop/final_project/db/ip/slde12e9b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496648911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496648911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496648923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496648923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496648967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496648967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Alberto/Desktop/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496649168 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Alberto/Desktop/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496649168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496649168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430496649248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430496649248 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project_soc:nios_ii\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1430496665960 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1430496665960 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1430496683396 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "I2C_SCLK " "Inserted always-enabled tri-state buffer between \"I2C_SCLK\" and its non-tri-state driver." {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1430496684559 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1430496684559 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|serial_data final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|new_data " "Converted the fan-out from the tri-state buffer \"final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|serial_data\" to the node \"final_project_soc:nios_ii\|final_project_soc_audio_config:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|new_data\" into an OR gate" {  } { { "final_project_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 100 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1430496684647 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1430496684647 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 440 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3205 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 4173 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 354 -1 0 } } { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 348 -1 0 } } { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3781 -1 0 } } { "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 393 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 611 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 249 -1 0 } } { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1430496684829 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1430496684832 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "I2C_SCLK~synth " "Node \"I2C_SCLK~synth\"" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496694740 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1430496694740 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_clk GND " "Pin \"VGA_clk\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430496694778 "|final_project|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430496694778 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496697333 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430496718314 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1430496719698 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1430496719699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496720743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alberto/Desktop/final_project/output_files/final_project.map.smsg " "Generated suppressed messages file C:/Users/Alberto/Desktop/final_project/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1430496725558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430496736242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430496736242 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"final_project_soc:nios_ii\|final_project_soc_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_dkb2.tdf" "" { Text "C:/Users/Alberto/Desktop/final_project/db/altpll_dkb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "final_project_soc/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/altera_up_altpll.v" 159 0 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_audio_pll_0.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio_pll_0.v" 34 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project_soc/synthesis/final_project_soc.v" 178 0 0 } } { "final_project.sv" "" { Text "C:/Users/Alberto/Desktop/final_project/final_project.sv" 54 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1430496739457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5091 " "Implemented 5091 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430496741569 ""} { "Info" "ICUT_CUT_TM_OPINS" "141 " "Implemented 141 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430496741569 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1430496741569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4697 " "Implemented 4697 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430496741569 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1430496741569 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1430496741569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430496741569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "824 " "Peak virtual memory: 824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430496742696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 01 11:12:22 2015 " "Processing ended: Fri May 01 11:12:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430496742696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:45 " "Elapsed time: 00:03:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430496742696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:20 " "Total CPU time (on all processors): 00:04:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430496742696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430496742696 ""}
