------- FILE main.s LEVEL 1 PASS 2
      1  fffe					      processor	6502
      2  10000 ????
      3  10000 ????						; Nibble null methods
      4  10000 ????				       mac	nibble_start_kernel
      5  10000 ????				       NIBBLE_gem_kernel_BUILD		; todo make generic?
      6  10000 ????				       seg.U	ignoreme	; comment out rest of code
      7  10000 ????				       endm
      8  10000 ????				       mac	nibble_if
      9  10000 ????				       endm
     10  10000 ????				       mac	nibble_write
     11  10000 ????				       endm
     12  10000 ????				       mac	nibble_write_opcode
     13  10000 ????				       endm
     14  10000 ????				       mac	nibble_else
     15  10000 ????				       endm
     16  10000 ????				       mac	nibble_end_if
     17  10000 ????				       endm
     18  10000 ????				       mac	nibble_end_kernel
     19  10000 ????				       seg	CodeBank3
     20  10000 ????				       endm
     21  10000 ????
     22  10000 ????						; Dynamic, runtime (Stella) assertions for "make debug"
     23  10000 ????				       mac	assert_runtime
     24  10000 ????			    .COND      SET	{1}
     25  10000 ????				       echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     26  10000 ????				       endm
     27  10000 ????
     28  10000 ????
     29  10000 ????						; Dynamic, runtime (Stella) assertions for "make debug"
     30  10000 ????				       mac	assert_runtime_kernel
     31  10000 ????			    .KERNEL    SET	{1}
     32  10000 ????			    .COND      SET	{2}
     33  10000 ????				       echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
     34  10000 ????				       endm
     35  10000 ????
     36  10000 ????						; Static assertions for size
     37  10000 ????				       mac	assert_size
     38  10000 ????			    .STARTA    SET	{1}
     39  10000 ????			    .ENDA      SET	{2}
     40  10000 ????			    .LEN       SET	{3}
     41  10000 ????				       if	[[.ENDA - .STARTA] >= .LEN]
     42  10000 ????				       echo	"Error: Exceeded size limit", [.ENDA - .STARTA], "vs", .LEN
     43  10000 ????				       err
     44  10000 ????				       endif
     45  10000 ????				       endm
     46  10000 ????				       mac	assert_size_exact
     47  10000 ????			    .STARTA    SET	{1}
     48  10000 ????			    .ENDA      SET	{2}
     49  10000 ????			    .LEN       SET	{3}
     50  10000 ????				       if	[[.ENDA - .STARTA] != .LEN]
     51  10000 ????				       echo	""
     52  10000 ????				       echo	"Error: Violated size limit", [.ENDA - .STARTA], "vs", .LEN
     53  10000 ????				       err
     54  10000 ????				       endif
     55  10000 ????				       endm
     56  10000 ????
     57  10000 ????						; Global headers
------- FILE vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.05, 13/November/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_VCS =	105
      5  10000 ????
      6  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  10000 ????						; with your views.  Please contribute, if you think you can improve this
     19  10000 ????						; file!
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a 
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????
     48  10000 ????						; TIA_BASE_ADDRESS
     49  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  10000 ????						; Normally 0, the base address should (externally, before including this file)
     51  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  10000 ????						; < $40 as a bankswitch.
     54  10000 ????
     55  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     56  10000 ????			   -TIA_BASE_ADDRESS =	0
     57  10000 ????				       ENDIF
     58  10000 ????
     59  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  10000 ????						; *OR* by declaring the label before including this file, eg:
     62  10000 ????						; TIA_BASE_ADDRESS = $40
     63  10000 ????						;   include "vcs.h"
     64  10000 ????
     65  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  10000 ????						; for the mirrored ROM hardware registers.
     68  10000 ????
     69  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     71  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  10000 ????
     73  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     74  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  10000 ????				       ENDIF
     76  10000 ????
     77  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  10000 ????				       ENDIF
     80  10000 ????
     81  10000 ????						;-------------------------------------------------------------------------------
     82  10000 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  0000 ????				      SEG
    199  0000 ????
    200  0000 ????						; EOF
------- FILE main.s
------- FILE macro.h LEVEL 2 PASS 2
      0  0000 ????				      include	"macro.h"
      1  0000 ????						; MACRO.H
      2  0000 ????						; Version 1.06, 3/SEPTEMBER/2004
      3  0000 ????
      4  0000 ????	       00 6a	   VERSION_MACRO =	106
      5  0000 ????
      6  0000 ????						;
      7  0000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  0000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  0000 ????						;
     10  0000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  0000 ????						; It is distributed as a companion machine-specific support package
     12  0000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  0000 ????						; available at at http://www.atari2600.org/dasm
     14  0000 ????						;
     15  0000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  0000 ????						; contents, or would like to add something, please write to me
     17  0000 ????						; (atari2600@taswegian.com) with your contribution.
     18  0000 ????						;
     19  0000 ????						; Latest Revisions...
     20  0000 ????						;
     21  0000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_BLANK (Edwin Blink)
     22  0000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     23  0000 ????						;			   This will allow conditional code to verify MACRO.H being
     24  0000 ????						;			   used for code assembly.
     25  0000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     26  0000 ????						;
     27  0000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     28  0000 ????						;
     29  0000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     30  0000 ????						;			   (standardised macro for vertical synch code)
     31  0000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     32  0000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     33  0000 ????						; 1.0	22/MAR/2003		Initial release
     34  0000 ????
     35  0000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     36  0000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     37  0000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     38  0000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     39  0000 ????						;   registers and require them to be defined first).
     40  0000 ????
     41  0000 ????						; Available macros...
     42  0000 ????						;   SLEEP n		 - sleep for n cycles
     43  0000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     44  0000 ????						;   CLEAN_START	 - set machine to known state on startup
     45  0000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     46  0000 ????
     47  0000 ????						;-------------------------------------------------------------------------------
     48  0000 ????						; SLEEP duration
     49  0000 ????						; Original author: Thomas Jentzsch
     50  0000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     51  0000 ????						; useful for code where precise timing is required.
     52  0000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     53  0000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     54  0000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     55  0000 ????
     56  0000 ????				      MAC	sleep
     57  0000 ????			   .CYCLES    SET	{1}
     58  0000 ????
     59  0000 ????				      IF	.CYCLES < 2
     60  0000 ????				      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     61  0000 ????				      ERR
     62  0000 ????				      ENDIF
     63  0000 ????
     64  0000 ????				      IF	.CYCLES & 1
     65  0000 ????				      IFNCONST	NO_ILLEGAL_OPCODES
     66  0000 ????				      nop	0
     67  0000 ????				      ELSE
     68  0000 ????				      bit	VSYNC
     69  0000 ????				      ENDIF
     70  0000 ????			   .CYCLES    SET	.CYCLES - 3
     71  0000 ????				      ENDIF
     72  0000 ????
     73  0000 ????				      REPEAT	.CYCLES / 2
     74  0000 ????				      nop
     75  0000 ????				      REPEND
     76  0000 ????				      ENDM		;usage: SLEEP n (n>1)
     77  0000 ????
     78  0000 ????						;-------------------------------------------------------------------------------
     79  0000 ????						; VERTICAL_SYNC
     80  0000 ????						; revised version by Edwin Blink -- saves bytes!
     81  0000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     82  0000 ????						; Note: Alters the accumulator
     83  0000 ????
     84  0000 ????						; OUT: A = 0
     85  0000 ????
     86  0000 ????				      MAC	vertical_sync
     87  0000 ????				      lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     88  0000 ????			   .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     89  0000 ????				      sta	VSYNC
     90  0000 ????				      lsr
     91  0000 ????				      bne	.VSLP1	; branch until VYSNC has been reset
     92  0000 ????				      ENDM
     93  0000 ????
     94  0000 ????						;-------------------------------------------------------------------------------
     95  0000 ????						; CLEAN_START
     96  0000 ????						; Original author: Andrew Davie
     97  0000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
     98  0000 ????						; Sets stack pointer to $FF, and all registers to 0
     99  0000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    100  0000 ????						; Use as very first section of code on boot (ie: at reset)
    101  0000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    102  0000 ????
    103  0000 ????				      MAC	clean_start
    104  0000 ????				      sei
    105  0000 ????				      cld
    106  0000 ????
    107  0000 ????				      ldx	#0
    108  0000 ????				      txa
    109  0000 ????				      tay
    110  0000 ????			   .CLEAR_STACK dex
    111  0000 ????				      txs
    112  0000 ????				      pha
    113  0000 ????				      bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    114  0000 ????
    115  0000 ????				      ENDM
    116  0000 ????
    117  0000 ????						;-------------------------------------------------------
    118  0000 ????						; SET_POINTER
    119  0000 ????						; Original author: Manuel Rotschkar
    120  0000 ????						;
    121  0000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    122  0000 ????						;
    123  0000 ????						; Usage: SET_POINTER pointer, address
    124  0000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    125  0000 ????						;
    126  0000 ????						; Note: Alters the accumulator, NZ flags
    127  0000 ????						; IN 1: 2 byte RAM location reserved for pointer
    128  0000 ????						; IN 2: absolute address
    129  0000 ????
    130  0000 ????				      MAC	set_pointer
    131  0000 ????			   .POINTER   SET	{1}
    132  0000 ????			   .ADDRESS   SET	{2}
    133  0000 ????
    134  0000 ????				      LDA	#<.ADDRESS	; Get Lowbyte of Address
    135  0000 ????				      STA	.POINTER	; Store in pointer
    136  0000 ????				      LDA	#>.ADDRESS	; Get Hibyte of Address
    137  0000 ????				      STA	.POINTER+1	; Store in pointer+1
    138  0000 ????
    139  0000 ????				      ENDM
    140  0000 ????
    141  0000 ????						;-------------------------------------------------------
    142  0000 ????						; BOUNDARY byte#
    143  0000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    144  0000 ????						;
    145  0000 ????						; Push data to a certain position inside a page and keep count of how
    146  0000 ????						; many free bytes the programmer will have.
    147  0000 ????						;
    148  0000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    149  0000 ????
    150  0000 ????			   .FREE_BYTES SET	0
    151  0000 ????				      MAC	boundary
    152  0000 ????				      REPEAT	256
    153  0000 ????				      IF	<. % {1} = 0
    154  0000 ????				      MEXIT
    155  0000 ????				      ELSE
    156  0000 ????			   .FREE_BYTES SET	.FREE_BYTES + 1
    157  0000 ????				      .byte	$00
    158  0000 ????				      ENDIF
    159  0000 ????				      REPEND
    160  0000 ????				      ENDM
    161  0000 ????
    162  0000 ????
    163  0000 ????						; EOF
------- FILE main.s
------- FILE xmacro.h LEVEL 2 PASS 2
      0  0000 ????				      include	"xmacro.h"
      1  0000 ????
      2  0000 ????						;-------------------------------------------------------
      3  0000 ????						; Usage: TIMER_SETUP lines
      4  0000 ????						; where lines is the number of scanlines to skip (> 2).
      5  0000 ????						; The timer will be set so that it expires before this number
      6  0000 ????						; of scanlines. A WSYNC will be done first.
      7  0000 ????
      8  0000 ????				      MAC	timer_setup
      9  0000 ????			   .lines     SET	{1}
     10  0000 ????				      lda	#(((.lines)*76-14)/64)
     11  0000 ????				      sta	WSYNC
     12  0000 ????				      sta	TIM64T
     13  0000 ????				      ENDM
     14  0000 ????
     15  0000 ????						;-------------------------------------------------------
     16  0000 ????						; Use with TIMER_SETUP to wait for timer to complete.
     17  0000 ????						; You may want to do a WSYNC afterwards, since the timer
     18  0000 ????						; is not accurate to the beginning/end of a scanline.
     19  0000 ????
     20  0000 ????				      MAC	timer_wait
     21  0000 ????			   .waittimer
     22  0000 ????				      lda	INTIM
     23  0000 ????				      bne	.waittimer
     24  0000 ????				      sta	WSYNC
     25  0000 ????				      ENDM
     26  0000 ????
------- FILE main.s
     61  0000 ????
     62  0000 ????						; RAM and constants
------- FILE game_vars.s LEVEL 2 PASS 2
      0  0000 ????				      include	"game_vars.s"
      1 U0099 ????				      seg.u	Variables
      2 U0099 ????
      3 U0080					      org	$80
      4 U0080
      5 U0080		       00	   Temp       byte.b
      6 U0081
      7 U0081							; Counters
      8 U0081		       00	   RowCount   byte.b
      9 U0082		       00	   LoopCount  byte.b
     10 U0083		       00	   FrameCount byte.b
     11 U0084
     12 U0084		       00	   YP1	      byte.b
     13 U0085		       00	   SpriteEnd  byte.b
     14 U0086		       00	   XPos       byte.b		; X position of player sprite
     15 U0087
     16 U0087
     17 U0087		       00	   Speed1     byte.b
     18 U0088		       00	   Speed2     byte.b
     19 U0089
     20 U0089		       00	   YPos       byte.b		; Y position of player sprite
     21 U008a		       00	   YPos2      byte.b
     22 U008b
     23 U008b		       00	   GEM_02_TARGET byte.b
     24 U008c
     25 U008c		       00	   JMP_ADDR   byte.b
     26 U008d		       00	   JMP_ADDR_2 byte.b
     27 U008e
     28 U008e		       00	   ROW_DEMO_INDEX byte.b
     29 U008f
     30 U008f		       00	   RamNibbleTemp byte.b
     31 U0090		       00	   RamNibbleVar1 byte.b
     32 U0091		       00	   RamZeroByte byte.b
     33 U0092		       00	   RamLowerSixByte byte.b
     34 U0093		       00	   RamPF1Value byte.b
     35 U0094		       00	   RamKernelGRP0 byte.b		; temp
     36 U0095		       00	   RamStackBkp byte.b
     37 U0096		       00	   RamKernelPhpTarget byte.b
     38 U0097		       00	   RamKernelX byte.b
     39 U0098		       00	   RamKernelY byte.b
     40 U0099
     41 U0099							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     42 U0099
     43 U0099		       00 10	   ROW_COUNT  =	16
     44 U0099
     45 U0099		       00 02	   SIGNAL_LINE =	$02
     46 U0099
     47 U0099							; RAM+ memory map
     48 U0099		       f0 00	   CBSRAM_KERNEL_WRITE =	$f000
     49 U0099		       f1 00	   CBSRAM_KERNEL_READ =	$f100
     50 U0099		       f1 03	   CBSRAM_KERNEL_ENTRY =	[CBSRAM_KERNEL_READ + 3]
     51 U0099
     52 U0099		       f0 40	   RAMP_STORAGE_W =	$f040	; is this just max(frame_1_end, frame_2_end) ?
     53 U0099		       f1 40	   RAMP_STORAGE_R =	$f140
     54 U0099
     55 U0099							; NUSIZ values
     56 U0099
     57 U0099		       00 13	   THREE_COPIES =	%00010011
     58 U0099
     59 U0099							; Colors
     60 U0099
     61 U0099		       00 42	   COL_BG     equ	$42
     62 U0099		       00 cc	   COL_EMERALD equ	$CC
     63 U0099		       00 cc	   COL_EMERALD_2 equ	$CC
     64 U0099
     65 U0099							; HMOVE values for missiles
     66 U0099
     67 U0099		       00 1c	   KERNEL_A_MISSILE_SLEEP equ	28
     68 U0099		       00 00	   KERNEL_A_MISSILE_HMOVE equ	$00
     69 U0099
     70 U0099		       00 33	   KERNEL_B_MISSILE_SLEEP equ	51
     71 U0099		       00 10	   KERNEL_B_MISSILE_HMOVE equ	$10
     72 U0099
     73 U0099							; Sprite details
     74 U0099
     75 U0099		       00 09	   SPRITE_HEIGHT equ	9
     76 U0099
     77 U0099		       00 07	   EMERALD_SP_COLOR equ	COLUP1
     78 U0099		       00 1c	   EMERALD_SP equ	GRP1
     79 U0099		       00 1e	   EMERALD_MI_ENABLE equ	ENAM1
     80 U0099		       00 11	   EMERALD_SP_RESET equ	RESP1
     81 U0099		       00 13	   EMERALD_MI_RESET equ	RESM1
     82 U0099		       00 21	   EMERALD_SP_HMOVE equ	HMP1
     83 U0099		       00 23	   EMERALD_MI_HMOVE equ	HMM1
     84 U0099		       00 05	   EMERALD_COPIES equ	NUSIZ1
     85 U0099
     86 U0099		       00 1b	   JET_SP     equ	GRP0
     87 U0099		       00 10	   JET_SP_RESET equ	RESP0
     88 U0099		       00 20	   JET_SP_HMOVE equ	HMP0
     89 U0099		       00 06	   JET_SP_COLOR equ	COLUP0
     90 U0099
     91 U0099							; Spriteend is HEIGHT_OFFSET - YPos
     92 U0099		       00 c8	   HEIGHT_OFFSET equ	200
     93 U0099
     94 U0099							; Compared with YPos
     95 U0099		       00 3e	   FLOOR_OFFSET equ	62
     96 U0099		       00 be	   CEILING_OFFSET equ	190
     97 U0099
     98 U0099							; Starting player position
     99 U0099		       00 3e	   YPosStart  equ	62
    100 U0099		       00 37	   XPosStart  equ	55
    101 U0099
    102 U0099							; Top left corner
    103 U0099							; YPosStart equ 190
    104 U0099							; XPosStart equ 28
    105 U0099
    106 U0099							; Tick (every 8 frames)
    107 U0099		       00 07	   FrameSkip  equ	%111
------- FILE main.s
     64 U0099
     65 U0099							; Bank 1
     66  e000 ????				      seg	CodeBank1
     67  d000					      org	$D000
     68  d000					      rorg	$F000
     69  d000		       00	   BANK1      byte.b
     70  d200					      org	$d200
     71  d200					      rorg	$d200
     72  d200				   Bank1Start
     73  d200		       ad fa ff 	      lda	$fffa
     74  d203		       ea		      nop
     75  d204		       ea		      nop
     76  d205		       ea		      nop
     77  d206
     78  dffc					      org	$dffc
     79  dffc					      rorg	$fffc
     80  dffc		       00 d2		      .word.w	Bank1Start
     81  dffe		       00 d2		      .word.w	Bank1Start
     82  e000
     83  e000							; Bank 2
     84  f000 ????				      seg	CodeBank2
     85  e000					      org	$E000
     86  e000					      rorg	$F000
     87  e000		       00	   BANK2      byte.b
     88  e200					      org	$e200
     89  e200					      rorg	$f200
     90  e200				   Bank2Start
     91  e200		       ad fa ff 	      lda	$fffa
     92  e203		       ea		      nop
     93  e204		       ea		      nop
     94  e205		       ea		      nop
     95  e206
     96  effc					      org	$effc
     97  effc					      rorg	$fffc
     98  effc		       00 f2		      .word.w	Bank2Start
     99  effe		       00 f2		      .word.w	Bank2Start
    100  f000
    101  f000							; Bank 3
    102  10000 ????				       seg	CodeBank3
    103  f000					      org	$F000
    104  f000					      rorg	$F000
    105  f000		       00	   BANK3      byte.b
    106  f200					      org	$f200
    107  f200					      rorg	$f200
    108  f200				   Bank3Start
    109  f200		       ad fa ff 	      lda	$fffa
    110  f203		       ea		      nop
    111  f204		       ea		      nop
    112  f205		       ea		      nop
    113  f206		       4c 09 f2 	      jmp	Start
    114  f209
    115  f209							; Bank 3 source code
------- FILE game_init.s LEVEL 2 PASS 2
      0  f209					      include	"game_init.s"
      1  f209							; Game Initialization after power on or reset
      2  f209
      3  f209				   IFTRACKER  SET	1
      4  f209
      5  f209				   IFTRACKER  SET	2
      6  f209
      7  f209				   Start
      0  f209					      CLEAN_START
      1  f209		       78		      sei
      2  f20a		       d8		      cld
      3  f20b
      4  f20b		       a2 00		      ldx	#0
      5  f20d		       8a		      txa
      6  f20e		       a8		      tay
      7  f20f		       ca	   .CLEAR_STACK dex
      8  f210		       9a		      txs
      9  f211		       48		      pha
     10  f212		       d0 fb		      bne	.CLEAR_STACK
     11  f214
      9  f214
     10  f214							; Disable interrupt flag in processor status (it's useless anyway)
     11  f214		       58		      cli
     12  f215
     13  f215				   InitSetup
     14  f215		       a9 00		      lda	#0
     15  f217		       85 83		      sta	FrameCount
     16  f219
     17  f219							; P0 has three copies
     18  f219		       a9 13		      lda	#%00010011
     19  f21b		       85 05		      sta	EMERALD_COPIES
     20  f21d
     21  f21d		       a9 00		      lda	#$00
     22  f21f		       85 09		      sta	COLUBK
     23  f221		       a9 01		      lda	#%00000001
     24  f223		       85 0a		      sta	CTRLPF	; reflect playfield
     25  f225
     26  f225							; Disable VDEL
     27  f225		       a9 00		      lda	#0
     28  f227		       85 25		      sta	VDELP0
     29  f229		       85 26		      sta	VDELP1
     30  f22b
     31  f22b							; Player 0
     32  f22b		       a2 cc		      ldx	#COL_EMERALD
     33  f22d		       86 07		      stx	EMERALD_SP_COLOR
     34  f22f
     35  f22f							; Player 1
     36  f22f		       a9 0f		      lda	#$0f
     37  f231		       85 06		      sta	JET_SP_COLOR
     38  f233		       a9 00		      lda	#$00
     39  f235		       85 1b		      sta	JET_SP
     40  f237
     41  f237							; Positions
     42  f237		       a9 3e		      lda	#YPosStart
     43  f239		       85 89		      sta	YPos
     44  f23b		       a9 37		      lda	#XPosStart
     45  f23d		       85 86		      sta	XPos
     46  f23f		       a9 00		      lda	#0
     47  f241		       85 87		      sta	Speed1
     48  f243		       85 88		      sta	Speed2
     49  f245		       85 8a		      sta	YPos2
     50  f247
     51  f247		       a9 00		      lda	#0
     52  f249		       85 8e		      sta	ROW_DEMO_INDEX
     53  f24b
     54  f24b							; Store 0 into RamZeroByte
     55  f24b		       a9 00		      lda	#0
     56  f24d		       85 91		      sta	RamZeroByte
     57  f24f		       a9 3f		      lda	#%00111111
     58  f251		       85 92		      sta	RamLowerSixByte
     59  f253
     60  f253							; Start with vertical sync (to reset frame)
     61  f253		       4c 7a f2 	      jmp	VerticalSync
------- FILE main.s
------- FILE kernel_loader.s LEVEL 2 PASS 2
      0  f256					      include	"kernel_loader.s"
      1  f256							; Copies the gem kernels to RAM
      2  f256
      3  f256							; Copy Kernel A to CBSRAM
      4  f256				   LoadKernelA subroutine
      5  f256		       a0 34		      ldy	#(kernel_1_end - kernel_1_start)-1
      6  f258				   .loop
      7  f258		       b9 00 f7 	      lda	kernel_1_start,Y
      8  f25b		       99 00 10 	      sta	$1000,Y
      9  f25e		       88		      dey
     10  f25f		       d0 f7		      bne	.loop
     11  f261		       ad 00 f7 	      lda	kernel_1_start
     12  f264		       8d 00 10 	      sta	$1000
     13  f267		       60		      rts
     14  f268
     15  f268							; Copy Kernel B to CBSRAM
     16  f268				   LoadKernelB subroutine
     17  f268		       a0 33		      ldy	#(kernel_2_end - kernel_2_start)-1
     18  f26a				   .loop
     19  f26a		       b9 35 f7 	      lda	kernel_2_start,Y
     20  f26d		       99 00 10 	      sta	$1000,Y
     21  f270		       88		      dey
     22  f271		       d0 f7		      bne	.loop
     23  f273		       ad 35 f7 	      lda	kernel_2_start
     24  f276		       8d 00 10 	      sta	$1000
     25  f279		       60		      rts
------- FILE main.s
------- FILE nibble.s LEVEL 2 PASS 2
      0  f27a					      include	"nibble.s"
      1  f27a
      2  f27a					      MAC	nibble_gem_kernel_build
      3  f27a					      lda	#0
      4  f27a					      ldx	$f100
      5  f27a					      cpx	#$b
      6  f27a				   .if_1
      7  f27a					      rol
      8  f27a					      bcc	.else_1
      9  f27a							; Kernel B
     10  f27a					      cpx	#$00
     11  f27a				   .if_2
     12  f27a					      rol
     13  f27a					      bcc	.else_2
     14  f27a							; NIBBLE_WRITE [KernelB_H_W + 0], #BC_STA
     15  f27a							; NIBBLE_WRITE [KernelB_H_W + 1], #EMERALD_SP
     16  f27a							; NIBBLE_WRITE [KernelB_H_W + 2], #BC_PHP
     17  f27a					      jmp	.endif_2
     18  f27a				   .else_2
     19  f27a							; NIBBLE_WRITE [KernelB_H_W + 0], #BC_PHP
     20  f27a							; NIBBLE_WRITE [KernelB_H_W + 1], #BC_STA
     21  f27a							; NIBBLE_WRITE [KernelB_H_W + 2], #EMERALD_SP_RESET
     22  f27a				   .endif_2
     23  f27a					      REPEAT	6
     24  f27a					      rol
     25  f27a					      REPEND
     26  f27a					      jmp	.endif_1
     27  f27a				   .else_1
     28  f27a							; Kernel A
     29  f27a					      cpx	#$ff
     30  f27a				   .if_3
     31  f27a					      rol
     32  f27a					      bcc	.else_3
     33  f27a							; NIBBLE_WRITE [KernelA_D_W + 0], #BC_STA, #RESP1
     34  f27a					      jmp	.endif_3
     35  f27a				   .else_3
     36  f27a							; NIBBLE_WRITE KernelA_H_W, #BC_STA, #REFP1
     37  f27a				   .endif_3
     38  f27a					      REPEAT	6
     39  f27a					      rol
     40  f27a					      REPEND
     41  f27a				   .endif_1
     42  f27a					      ENDM
     43  f27a
     44  f27a					      MAC	nibble_gem_kernel
     45  f27a				   .if_1
     46  f27a					      asl
     47  f27a					      bcc	.else_1
     48  f27a				   .if_2
     49  f27a					      asl
     50  f27a					      bcc	.else_2
     51  f27a					      ldx	#EMERALD_SP_RESET
     52  f27a					      stx	[RamKernelPhpTarget + 0]
     53  f27a					      jmp	.endif_2
     54  f27a				   .else_2
     55  f27a					      ldx	#EMERALD_SP
     56  f27a					      stx	[RamKernelPhpTarget + 0]
     57  f27a				   .endif_2
     58  f27a					      jmp	.endif_1
     59  f27a				   .else_1
     60  f27a					      ldx	#RESP1
     61  f27a					      stx	[RamKernelPhpTarget + 0]
     62  f27a				   .if_3
     63  f27a					      asl
     64  f27a					      bcc	.else_3
     65  f27a					      jmp	.endif_3
     66  f27a				   .else_3
     67  f27a					      ldx	#BC_STA
     68  f27a					      stx	[KernelA_D_W + 0]
     69  f27a					      ldx	#RESP1
     70  f27a					      stx	[KernelA_D_W + 1]
     71  f27a					      ldx	#BC_STX
     72  f27a					      stx	[KernelA_G_W + 0]
     73  f27a					      ldx	#BC_STX
     74  f27a					      stx	[KernelA_H_W + 0]
     75  f27a				   .endif_3
     76  f27a				   .endif_1
     77  f27a					      ENDM
     78  f27a
------- FILE main.s
------- FILE game_frame.s LEVEL 2 PASS 2
      0  f27a					      include	"game_frame.s"
      1  f27a							; Frame loop, including calling out to other kernels.
      2  f27a
      3  f27a							; Vertical Sync
      4  f27a				   VerticalSync subroutine
      0  f27a					      VERTICAL_SYNC
      1  f27a		       a9 0e		      lda	#%1110
      2  f27c		       85 02	   .VSLP1     sta	WSYNC
      3  f27e		       85 00		      sta	VSYNC
      4  f280		       4a		      lsr
      5  f281		       d0 f9		      bne	.VSLP1
      6  f283
      7  f283				   FrameStart subroutine
      0  f283					      ASSERT_RUNTIME	"_scan == #0"
      1  f283				   .COND      SET	"_scan == #0"
 ASSERT: breakif { pc== $f283  && !(  _scan == #0  ) }
      2  f283					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      9  f283
     10  f283				   VerticalBlank subroutine
      0  f283					      TIMER_SETUP	37
      1  f283				   .lines     SET	37
      2  f283		       a9 2b		      lda	#(((.lines)*76-14)/64)
      3  f285		       85 02		      sta	WSYNC
      4  f287		       8d 96 02 	      sta	TIM64T
     12  f28a
     13  f28a							; Scanline counter
     14  f28a		       a9 10		      lda	#ROW_COUNT
     15  f28c		       85 82		      sta	LoopCount
     16  f28e
     17  f28e							; Frame counter
     18  f28e		       e6 83		      inc	FrameCount
     19  f290
     20  f290							; Skip every 8 frames for increasing demo index
     21  f290		       a5 83		      lda	FrameCount
     22  f292		       29 07		      and	#FrameSkip
     23  f294		       c9 07		      cmp	#FrameSkip
     24  f296		       d0 0d		      bne	.next_next_thing
     25  f298
     26  f298		       18		      clc
     27  f299		       a5 8e		      lda	ROW_DEMO_INDEX
     28  f29b		       69 04		      adc	#4
     29  f29d		       c9 68		      cmp	#[level_01_end - level_01]
     30  f29f		       90 02		      bcc	.next_thing_local
     31  f2a1		       a9 00		      lda	#0
     32  f2a3				   .next_thing_local
     33  f2a3		       85 8e		      sta	ROW_DEMO_INDEX
     34  f2a5				   .next_next_thing
     35  f2a5		       85 02		      sta	WSYNC
     36  f2a7
     37  f2a7							; Positioning
      0  f2a7					      SLEEP	40
      1  f2a7				   .CYCLES    SET	40
      2  f2a7
      3  f2a7				  -	      IF	.CYCLES < 2
      4  f2a7				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f2a7				  -	      ERR
      6  f2a7					      ENDIF
      7  f2a7
      8  f2a7				  -	      IF	.CYCLES & 1
      9  f2a7				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f2a7				  -	      nop	0
     11  f2a7				  -	      ELSE
     12  f2a7				  -	      bit	VSYNC
     13  f2a7				  -	      ENDIF
     14  f2a7				  -.CYCLES    SET	.CYCLES - 3
     15  f2a7					      ENDIF
     16  f2a7
     17  f2a7					      REPEAT	.CYCLES / 2
     18  f2a7		       ea		      nop
     17  f2a7					      REPEND
     18  f2a8		       ea		      nop
     17  f2a8					      REPEND
     18  f2a9		       ea		      nop
     17  f2a9					      REPEND
     18  f2aa		       ea		      nop
     17  f2aa					      REPEND
     18  f2ab		       ea		      nop
     17  f2ab					      REPEND
     18  f2ac		       ea		      nop
     17  f2ac					      REPEND
     18  f2ad		       ea		      nop
     17  f2ad					      REPEND
     18  f2ae		       ea		      nop
     17  f2ae					      REPEND
     18  f2af		       ea		      nop
     17  f2af					      REPEND
     18  f2b0		       ea		      nop
     17  f2b0					      REPEND
     18  f2b1		       ea		      nop
     17  f2b1					      REPEND
     18  f2b2		       ea		      nop
     17  f2b2					      REPEND
     18  f2b3		       ea		      nop
     17  f2b3					      REPEND
     18  f2b4		       ea		      nop
     17  f2b4					      REPEND
     18  f2b5		       ea		      nop
     17  f2b5					      REPEND
     18  f2b6		       ea		      nop
     17  f2b6					      REPEND
     18  f2b7		       ea		      nop
     17  f2b7					      REPEND
     18  f2b8		       ea		      nop
     17  f2b8					      REPEND
     18  f2b9		       ea		      nop
     17  f2b9					      REPEND
     18  f2ba		       ea		      nop
     19  f2bb					      REPEND
     39  f2bb		       85 11		      sta	EMERALD_SP_RESET	; position 1st player
     40  f2bd		       85 02		      sta	WSYNC
     41  f2bf
     42  f2bf							; Misc
     43  f2bf		       a9 00		      lda	#00
     44  f2c1		       85 1e		      sta	EMERALD_MI_ENABLE
     45  f2c3
     46  f2c3							; Assign dervied SpriteEnd value
     47  f2c3		       18		      clc
     48  f2c4		       a9 c8		      lda	#HEIGHT_OFFSET
     49  f2c6		       e5 89		      sbc	YPos
     50  f2c8		       85 85		      sta	SpriteEnd
     51  f2ca
     52  f2ca							; Player 1
     53  f2ca		       a5 86		      lda	XPos
     54  f2cc		       a2 00		      ldx	#0
     55  f2ce		       20 ba f4 	      jsr	SetHorizPos
     56  f2d1
     57  f2d1				   frame_setup subroutine
     58  f2d1							; Kernel A or B
     59  f2d1		       a9 01		      lda	#01
     60  f2d3		       25 83		      and	FrameCount
     61  f2d5		       d0 2c		      bne	frame_setup_kernel_b
     62  f2d7
     63  f2d7				   frame_setup_kernel_a subroutine
     64  f2d7							; Load kernel into CBSRAM
     65  f2d7		       20 56 f2 	      jsr	LoadKernelA
     66  f2da
     67  f2da							; Move missile
     68  f2da		       85 02		      sta	WSYNC
      0  f2dc					      sleep	KERNEL_A_MISSILE_SLEEP
      1  f2dc				   .CYCLES    SET	KERNEL_A_MISSILE_SLEEP
      2  f2dc
      3  f2dc				  -	      IF	.CYCLES < 2
      4  f2dc				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f2dc				  -	      ERR
      6  f2dc					      ENDIF
      7  f2dc
      8  f2dc				  -	      IF	.CYCLES & 1
      9  f2dc				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f2dc				  -	      nop	0
     11  f2dc				  -	      ELSE
     12  f2dc				  -	      bit	VSYNC
     13  f2dc				  -	      ENDIF
     14  f2dc				  -.CYCLES    SET	.CYCLES - 3
     15  f2dc					      ENDIF
     16  f2dc
     17  f2dc					      REPEAT	.CYCLES / 2
     18  f2dc		       ea		      nop
     17  f2dc					      REPEND
     18  f2dd		       ea		      nop
     17  f2dd					      REPEND
     18  f2de		       ea		      nop
     17  f2de					      REPEND
     18  f2df		       ea		      nop
     17  f2df					      REPEND
     18  f2e0		       ea		      nop
     17  f2e0					      REPEND
     18  f2e1		       ea		      nop
     17  f2e1					      REPEND
     18  f2e2		       ea		      nop
     17  f2e2					      REPEND
     18  f2e3		       ea		      nop
     17  f2e3					      REPEND
     18  f2e4		       ea		      nop
     17  f2e4					      REPEND
     18  f2e5		       ea		      nop
     17  f2e5					      REPEND
     18  f2e6		       ea		      nop
     17  f2e6					      REPEND
     18  f2e7		       ea		      nop
     17  f2e7					      REPEND
     18  f2e8		       ea		      nop
     17  f2e8					      REPEND
     18  f2e9		       ea		      nop
     19  f2ea					      REPEND
     70  f2ea		       85 13		      sta	EMERALD_MI_RESET
     71  f2ec		       a9 00		      lda	#KERNEL_A_MISSILE_HMOVE
     72  f2ee		       85 23		      sta	EMERALD_MI_HMOVE
     73  f2f0
     74  f2f0							; DEBUG: Set per-kernel color
     75  f2f0		       a2 cc		      ldx	#COL_EMERALD
     76  f2f2		       86 07		      stx	EMERALD_SP_COLOR
     77  f2f4
     78  f2f4							; Set reflection for Jetpack.
     79  f2f4		       a9 ff		      lda	#%11111111
     80  f2f6		       85 0c		      sta	REFP1
     81  f2f8
     82  f2f8							; Kernel: Set X register.
     83  f2f8		       a9 60		      lda	#%01100000
     84  f2fa		       85 97		      sta	RamKernelX
     85  f2fc		       a9 66		      lda	#%01100110
     86  f2fe		       85 98		      sta	RamKernelY
     87  f300
     88  f300		       4c 38 f3 	      jmp	frame_setup_complete
     89  f303
     90  f303				   frame_setup_kernel_b subroutine
     91  f303							; Load kernel into CBSRAM
     92  f303		       20 68 f2 	      jsr	LoadKernelB
     93  f306
     94  f306							; Move missile
     95  f306		       85 02		      sta	WSYNC
      0  f308					      sleep	KERNEL_B_MISSILE_SLEEP
      1  f308				   .CYCLES    SET	KERNEL_B_MISSILE_SLEEP
      2  f308
      3  f308				  -	      IF	.CYCLES < 2
      4  f308				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f308				  -	      ERR
      6  f308					      ENDIF
      7  f308
      8  f308					      IF	.CYCLES & 1
      9  f308					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f308		       04 00		      nop	0
     11  f30a				  -	      ELSE
     12  f30a				  -	      bit	VSYNC
     13  f30a					      ENDIF
     14  f30a				   .CYCLES    SET	.CYCLES - 3
     15  f30a					      ENDIF
     16  f30a
     17  f30a					      REPEAT	.CYCLES / 2
     18  f30a		       ea		      nop
     17  f30a					      REPEND
     18  f30b		       ea		      nop
     17  f30b					      REPEND
     18  f30c		       ea		      nop
     17  f30c					      REPEND
     18  f30d		       ea		      nop
     17  f30d					      REPEND
     18  f30e		       ea		      nop
     17  f30e					      REPEND
     18  f30f		       ea		      nop
     17  f30f					      REPEND
     18  f310		       ea		      nop
     17  f310					      REPEND
     18  f311		       ea		      nop
     17  f311					      REPEND
     18  f312		       ea		      nop
     17  f312					      REPEND
     18  f313		       ea		      nop
     17  f313					      REPEND
     18  f314		       ea		      nop
     17  f314					      REPEND
     18  f315		       ea		      nop
     17  f315					      REPEND
     18  f316		       ea		      nop
     17  f316					      REPEND
     18  f317		       ea		      nop
     17  f317					      REPEND
     18  f318		       ea		      nop
     17  f318					      REPEND
     18  f319		       ea		      nop
     17  f319					      REPEND
     18  f31a		       ea		      nop
     17  f31a					      REPEND
     18  f31b		       ea		      nop
     17  f31b					      REPEND
     18  f31c		       ea		      nop
     17  f31c					      REPEND
     18  f31d		       ea		      nop
     17  f31d					      REPEND
     18  f31e		       ea		      nop
     17  f31e					      REPEND
     18  f31f		       ea		      nop
     17  f31f					      REPEND
     18  f320		       ea		      nop
     17  f320					      REPEND
     18  f321		       ea		      nop
     19  f322					      REPEND
     97  f322		       85 13		      sta	EMERALD_MI_RESET
     98  f324		       a9 10		      lda	#KERNEL_B_MISSILE_HMOVE
     99  f326		       85 23		      sta	EMERALD_MI_HMOVE
    100  f328
    101  f328							; DEBUG: Set per-kernel color
    102  f328		       a2 e0		      ldx	#$e0
    103  f32a		       86 07		      stx	EMERALD_SP_COLOR
    104  f32c
    105  f32c							; Disable reflection for Jetpack.
    106  f32c		       a9 ff		      lda	#%11111111
    107  f32e		       85 0c		      sta	REFP1
    108  f330
    109  f330							; Kernel: Set X register.
    110  f330		       a9 03		      lda	#%00000011
    111  f332		       85 97		      sta	RamKernelX
    112  f334		       a9 33		      lda	#%00110011
    113  f336		       85 98		      sta	RamKernelY
    114  f338
    115  f338				   frame_setup_complete
    116  f338
    117  f338		       ad 7c f8 	      lda	shard_map
    118  f33b		       a0 01		      ldy	#1	; gemini counter, starting at 1
    119  f33d				   gemini_builder
    120  f33d		       c0 01		      cpy	#1	; TODO top two bits of shard_map
    121  f33f		       d0 00		      bne	.no_vd0
    122  f341				   .no_vd0
    123  f341
    124  f341				   nibble_precompile_gem_kernel
    125  f341				   DBG_NIBBLE
    126  f341		       00 85	   BC_STA     =	$85
    127  f341		       00 86	   BC_STX     =	$86
    128  f341		       00 84	   BC_STY     =	$84
    129  f341		       00 08	   BC_PHP     =	$08
    130  f341
    131  f341				   KernelB_H_W EQM	[KernelB_H - $100]
    132  f341				   KernelA_D_W EQM	[KernelA_D - $100]
    133  f341				   KernelA_G_W EQM	[KernelA_G - $100]
    134  f341				   KernelA_H_W EQM	[KernelA_H - $100]
    135  f341
    136  f341							; Perform kernel Nibble calculations
      0  f341					      NIBBLE_START_KERNEL	gem_kernel, 40
      0  f341					      NIBBLE_gem_kernel_BUILD
      1  f341		       a9 00		      lda	#0
      2  f343		       ae 00 f1 	      ldx	$f100
      3  f346		       e0 0b		      cpx	#$b
      4  f348				   .if_1
      5  f348		       2a		      rol
      6  f349		       90 11		      bcc	.else_1
      7  f34b
      8  f34b		       e0 00		      cpx	#$00
      9  f34d				   .if_2
     10  f34d		       2a		      rol
     11  f34e		       90 03		      bcc	.else_2
     12  f350
     13  f350
     14  f350
     15  f350		       4c 53 f3 	      jmp	.endif_2
     16  f353				   .else_2
     17  f353
     18  f353
     19  f353
     20  f353				   .endif_2
     21  f353					      REPEAT	6
     22  f353		       2a		      rol
     21  f353					      REPEND
     22  f354		       2a		      rol
     21  f354					      REPEND
     22  f355		       2a		      rol
     21  f355					      REPEND
     22  f356		       2a		      rol
     21  f356					      REPEND
     22  f357		       2a		      rol
     21  f357					      REPEND
     22  f358		       2a		      rol
     23  f359					      REPEND
     24  f359		       4c 6a f3 	      jmp	.endif_1
     25  f35c				   .else_1
     26  f35c
     27  f35c		       e0 ff		      cpx	#$ff
     28  f35e				   .if_3
     29  f35e		       2a		      rol
     30  f35f		       90 03		      bcc	.else_3
     31  f361
     32  f361		       4c 64 f3 	      jmp	.endif_3
     33  f364				   .else_3
     34  f364
     35  f364				   .endif_3
     36  f364					      REPEAT	6
     37  f364		       2a		      rol
     36  f364					      REPEND
     37  f365		       2a		      rol
     36  f365					      REPEND
     37  f366		       2a		      rol
     36  f366					      REPEND
     37  f367		       2a		      rol
     36  f367					      REPEND
     37  f368		       2a		      rol
     36  f368					      REPEND
     37  f369		       2a		      rol
     38  f36a					      REPEND
     39  f36a				   .endif_1
      2 U0015 ????				      seg.U	ignoreme
    138 U0015 ????	       ae 00 f1 	      ldx	$f100
    139 U0018 ????	       e0 0b		      cpx	#$b
      0 U001a ????				      NIBBLE_IF	cs
    141 U001a ????						; Kernel B
    142 U001a ????	       e0 00		      cpx	#$00
      0 U001c ????				      NIBBLE_IF	cs
      0 U001c ????				      NIBBLE_WRITE	RamKernelPhpTarget, #EMERALD_SP_RESET
    145 U001c ????						; NIBBLE_WRITE [KernelB_H_W + 0], #BC_STA
    146 U001c ????						; NIBBLE_WRITE [KernelB_H_W + 1], #EMERALD_SP
    147 U001c ????						; NIBBLE_WRITE [KernelB_H_W + 2], #BC_PHP
      0 U001c ????				      NIBBLE_ELSE
      0 U001c ????				      NIBBLE_WRITE	RamKernelPhpTarget, #EMERALD_SP
    150 U001c ????						; NIBBLE_WRITE [KernelB_H_W + 0], #BC_PHP
    151 U001c ????						; NIBBLE_WRITE [KernelB_H_W + 1], #BC_STA
    152 U001c ????						; NIBBLE_WRITE [KernelB_H_W + 2], #EMERALD_SP_RESET
      0 U001c ????				      NIBBLE_END_IF
    154 U001c ????				      REPEAT	6
    155 U001c ????	       2a		      rol
    154 U001c ????				      REPEND
    155 U001d ????	       2a		      rol
    154 U001d ????				      REPEND
    155 U001e ????	       2a		      rol
    154 U001e ????				      REPEND
    155 U001f ????	       2a		      rol
    154 U001f ????				      REPEND
    155 U0020 ????	       2a		      rol
    154 U0020 ????				      REPEND
    155 U0021 ????	       2a		      rol
    156 U0022 ????				      REPEND
      0 U0022 ????				      NIBBLE_ELSE
    158 U0022 ????						; Kernel A
      0 U0022 ????				      NIBBLE_WRITE	RamKernelPhpTarget, #RESP1
    160 U0022 ????
    161 U0022 ????	       e0 ff		      cpx	#$ff
      0 U0024 ????				      NIBBLE_IF	cs
    163 U0024 ????						; NIBBLE_WRITE [KernelA_D_W + 0], #BC_STA, #RESP1
      0 U0024 ????				      NIBBLE_ELSE
      0 U0024 ????				      NIBBLE_WRITE	KernelA_D_W, #BC_STA, #RESP1
      0 U0024 ????				      NIBBLE_WRITE	KernelA_G_W, #BC_STX
      0 U0024 ????				      NIBBLE_WRITE	KernelA_H_W, #BC_STX
    168 U0024 ????						; NIBBLE_WRITE KernelA_H_W, #BC_STA, #REFP1
      0 U0024 ????				      NIBBLE_END_IF
    170 U0024 ????				      REPEAT	6
    171 U0024 ????	       2a		      rol
    170 U0024 ????				      REPEND
    171 U0025 ????	       2a		      rol
    170 U0025 ????				      REPEND
    171 U0026 ????	       2a		      rol
    170 U0026 ????				      REPEND
    171 U0027 ????	       2a		      rol
    170 U0027 ????				      REPEND
    171 U0028 ????	       2a		      rol
    170 U0028 ????				      REPEND
    171 U0029 ????	       2a		      rol
    172 U002a ????				      REPEND
      0 U002a ????				      NIBBLE_END_IF
      0 U002a ????				      NIBBLE_END_KERNEL
      1  f36a					      seg	CodeBank3
    175  f36a		       85 90		      sta	RamNibbleVar1
    176  f36c
    177  f36c							; TODO move this into kernel
    178  f36c		       a5 90		      lda	RamNibbleVar1
    179  f36e				   DBG_NIBBLEVM
      0  f36e					      NIBBLE_gem_kernel
      1  f36e				   .if_1
      2  f36e		       0a		      asl
      3  f36f		       90 11		      bcc	.else_1
      4  f371				   .if_2
      5  f371		       0a		      asl
      6  f372		       90 07		      bcc	.else_2
      7  f374		       a2 11		      ldx	#EMERALD_SP_RESET
      8  f376		       86 96		      stx	[RamKernelPhpTarget + 0]
      9  f378		       4c 7f f3 	      jmp	.endif_2
     10  f37b				   .else_2
     11  f37b		       a2 1c		      ldx	#EMERALD_SP
     12  f37d		       86 96		      stx	[RamKernelPhpTarget + 0]
     13  f37f				   .endif_2
     14  f37f		       4c a0 f3 	      jmp	.endif_1
     15  f382				   .else_1
     16  f382		       a2 11		      ldx	#RESP1
     17  f384		       86 96		      stx	[RamKernelPhpTarget + 0]
     18  f386				   .if_3
     19  f386		       0a		      asl
     20  f387		       90 03		      bcc	.else_3
     21  f389		       4c a0 f3 	      jmp	.endif_3
     22  f38c				   .else_3
     23  f38c		       a2 85		      ldx	#BC_STA
     24  f38e		       8e 18 f0 	      stx	[KernelA_D_W + 0]
     25  f391		       a2 11		      ldx	#RESP1
     26  f393		       8e 19 f0 	      stx	[KernelA_D_W + 1]
     27  f396		       a2 86		      ldx	#BC_STX
     28  f398		       8e 1d f0 	      stx	[KernelA_G_W + 0]
     29  f39b		       a2 86		      ldx	#BC_STX
     30  f39d		       8e 1f f0 	      stx	[KernelA_H_W + 0]
     31  f3a0				   .endif_3
     32  f3a0				   .endif_1
    181  f3a0
    182  f3a0				   VerticalBlankEnd
    183  f3a0							; Wait until the end of Vertical blank.
      0  f3a0					      TIMER_WAIT
      1  f3a0				   .waittimer
      2  f3a0		       ad 84 02 	      lda	INTIM
      3  f3a3		       d0 fb		      bne	.waittimer
      4  f3a5		       85 02		      sta	WSYNC
      0  f3a7					      ASSERT_RUNTIME	"_scan == #37"
      1  f3a7				   .COND      SET	"_scan == #37"
 ASSERT: breakif { pc== $f3a7  && !(  _scan == #37  ) }
      2  f3a7					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    186  f3a7
    187  f3a7							; Save stack pointer
    188  f3a7		       ba		      tsx
    189  f3a8		       86 95		      stx	RamStackBkp
    190  f3aa
    191  f3aa							; Start rendering the kernel.
    192  f3aa		       4c ce f4 	      jmp	KernelBorder
    193  f3ad
    194  f400		       00 00 00 00*	      align	256	; TODO why
    195  f400
    196  f400				   FrameEnd   subroutine
    197  f400		       85 02		      sta	WSYNC
    198  f402
    199  f402							; Blank all background colors.
    200  f402		       a9 00		      lda	#0
    201  f404		       85 08		      sta	COLUPF
    202  f406		       85 0f		      sta	PF2
    203  f408		       85 0e		      sta	PF1
    204  f40a		       85 1c		      sta	EMERALD_SP
    205  f40c
    206  f40c							; Guide lines (2x)
    207  f40c		       a9 02		      lda	#SIGNAL_LINE
    208  f40e		       85 09		      sta	COLUBK
    209  f410					      REPEAT	6
    210  f410		       85 02		      sta	WSYNC
    209  f410					      REPEND
    210  f412		       85 02		      sta	WSYNC
    209  f412					      REPEND
    210  f414		       85 02		      sta	WSYNC
    209  f414					      REPEND
    210  f416		       85 02		      sta	WSYNC
    209  f416					      REPEND
    210  f418		       85 02		      sta	WSYNC
    209  f418					      REPEND
    210  f41a		       85 02		      sta	WSYNC
    211  f41c					      REPEND
    212  f41c		       a9 00		      lda	#$00
    213  f41e		       85 09		      sta	COLUBK
    214  f420
    215  f420							; Restore stack pointer
    216  f420		       a6 95		      ldx	RamStackBkp
    217  f422		       9a		      txs
    218  f423
    219  f423							; Display the rest of the blank screen.
      0  f423					      TIMER_SETUP	25
      1  f423				   .lines     SET	25
      2  f423		       a9 1d		      lda	#(((.lines)*76-14)/64)
      3  f425		       85 02		      sta	WSYNC
      4  f427		       8d 96 02 	      sta	TIM64T
    221  f42a		       85 02		      sta	WSYNC
      0  f42c					      TIMER_WAIT
      1  f42c				   .waittimer
      2  f42c		       ad 84 02 	      lda	INTIM
      3  f42f		       d0 fb		      bne	.waittimer
      4  f431		       85 02		      sta	WSYNC
      0  f433					      ASSERT_RUNTIME	"_scan == (#37 + #192)"
      1  f433				   .COND      SET	"_scan == (#37 + #192)"
 ASSERT: breakif { pc== $f433  && !(  _scan == (#37 + #192)  ) }
      2  f433					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    224  f433
    225  f433							; Overscan
    226  f433				   Overscan   subroutine
    227  f433		       85 01		      sta	VBLANK
      0  f435					      TIMER_SETUP	29
      1  f435				   .lines     SET	29
      2  f435		       a9 22		      lda	#(((.lines)*76-14)/64)
      3  f437		       85 02		      sta	WSYNC
      4  f439		       8d 96 02 	      sta	TIM64T
    229  f43c
    230  f43c		       20 4c f4 	      jsr	MoveJoystick
    231  f43f		       20 83 f4 	      jsr	SpeedCalculation
    232  f442
      0  f442					      TIMER_WAIT
      1  f442				   .waittimer
      2  f442		       ad 84 02 	      lda	INTIM
      3  f445		       d0 fb		      bne	.waittimer
      4  f447		       85 02		      sta	WSYNC
      0  f449					      ASSERT_RUNTIME	"_scan == (#37 + #192 + #29)"
      1  f449				   .COND      SET	"_scan == (#37 + #192 + #29)"
 ASSERT: breakif { pc== $f449  && !(  _scan == (#37 + #192 + #29)  ) }
      2  f449					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    235  f449
    236  f449		       4c 7a f2 	      jmp	VerticalSync
------- FILE main.s
------- FILE game_input.s LEVEL 2 PASS 2
      0  f44c					      include	"game_input.s"
      1  f44c							; Handles input checking. Called from overscan.
      2  f44c
      3  f44c							; Read joystick movement and apply to object 0
      4  f44c				   MoveJoystick
      5  f44c							; Move vertically
      6  f44c							; (up and down are actually reversed since ypos starts at bottom)
      7  f44c							;     ldx YPos
      8  f44c		       a9 10		      lda	#%00010000	;Up?
      9  f44e		       2c 80 02 	      bit	SWCHA
     10  f451		       d0 0d		      bne	SkipMoveUp
     11  f453
     12  f453		       18		      clc
     13  f454		       a5 88		      lda	Speed2
     14  f456		       69 0c		      adc	#12
     15  f458		       85 88		      sta	Speed2
     16  f45a		       a5 87		      lda	Speed1
     17  f45c		       69 00		      adc	#00
     18  f45e		       85 87		      sta	Speed1
     19  f460
     20  f460				   SkipMoveUp
     21  f460		       a6 86		      ldx	XPos
     22  f462
     23  f462							; Only check left/right on odd frames;
     24  f462							; TODO make this just a fractional speed
     25  f462							; rather than dropping frames
     26  f462		       a9 01		      lda	#01
     27  f464		       25 83		      and	FrameCount
     28  f466		       d0 18		      bne	SkipMoveRight
     29  f468
     30  f468
     31  f468							; Move horizontally
     32  f468		       a9 40		      lda	#%01000000	;Left?
     33  f46a		       2c 80 02 	      bit	SWCHA
     34  f46d		       d0 05		      bne	SkipMoveLeft
     35  f46f		       e0 1d		      cpx	#29
     36  f471		       90 01		      bcc	SkipMoveLeft
     37  f473		       ca		      dex
     38  f474
     39  f474							; Reflect
     40  f474							;     lda #$ff
     41  f474							;     sta REFP0
     42  f474				   SkipMoveLeft
     43  f474		       a9 80		      lda	#%10000000	;Right?
     44  f476		       2c 80 02 	      bit	SWCHA
     45  f479		       d0 05		      bne	SkipMoveRight
     46  f47b		       e0 80		      cpx	#128
     47  f47d		       b0 01		      bcs	SkipMoveRight
     48  f47f		       e8		      inx
     49  f480
     50  f480							; Reflect
     51  f480							;     lda #$0
     52  f480							;     sta REFP0
     53  f480				   SkipMoveRight
     54  f480		       86 86		      stx	XPos
     55  f482		       60		      rts
     56  f483
     57  f483
     58  f483				   SpeedCalculation
     59  f483		       38		      sec
     60  f484		       a5 88		      lda	Speed2
     61  f486		       e9 07		      sbc	#7
     62  f488		       85 88		      sta	Speed2
     63  f48a		       a5 87		      lda	Speed1
     64  f48c		       e9 00		      sbc	#0
     65  f48e		       85 87		      sta	Speed1
     66  f490
     67  f490		       18		      clc
     68  f491		       a5 8a		      lda	YPos2
     69  f493		       65 88		      adc	Speed2
     70  f495		       85 8a		      sta	YPos2
     71  f497		       a5 89		      lda	YPos
     72  f499		       65 87		      adc	Speed1
     73  f49b		       85 89		      sta	YPos
     74  f49d
     75  f49d		       c9 3e		      cmp	#FLOOR_OFFSET
     76  f49f		       b0 0a		      bcs	NewThing2
     77  f4a1
     78  f4a1							; Reset to floor
     79  f4a1		       a9 3e		      lda	#FLOOR_OFFSET
     80  f4a3		       85 89		      sta	YPos
     81  f4a5		       a9 00		      lda	#0
     82  f4a7		       85 87		      sta	Speed1
     83  f4a9		       85 88		      sta	Speed2
     84  f4ab				   NewThing2
     85  f4ab
     86  f4ab		       c9 be		      cmp	#CEILING_OFFSET
     87  f4ad		       90 0a		      bcc	.next
     88  f4af
     89  f4af							; Reset to ceiling
     90  f4af		       a9 be		      lda	#CEILING_OFFSET
     91  f4b1		       85 89		      sta	YPos
     92  f4b3		       a9 00		      lda	#0
     93  f4b5		       85 87		      sta	Speed1
     94  f4b7		       85 88		      sta	Speed2
     95  f4b9				   .next
     96  f4b9		       60		      rts
     97  f4ba
     98  f4ba
     99  f4ba
    100  f4ba							; Subroutine
    101  f4ba				   SetHorizPos
    102  f4ba		       85 02		      sta	WSYNC	; start a new line
    103  f4bc		       24 00		      bit	0	; waste 3 cycles
    104  f4be		       38		      sec		; set carry flag
    105  f4bf				   DivideLoop
    106  f4bf		       e9 0f		      sbc	#15	; subtract 15
    107  f4c1		       b0 fc		      bcs	DivideLoop	; branch until negative
    108  f4c3		       49 07		      eor	#7	; calculate fine offset
    109  f4c5		       0a		      asl
    110  f4c6		       0a		      asl
    111  f4c7		       0a		      asl
    112  f4c8		       0a		      asl
    113  f4c9		       95 10		      sta	JET_SP_RESET,x	; fix coarse position
    114  f4cb		       95 20		      sta	JET_SP_HMOVE,x	; set fine offset
    115  f4cd		       60		      rts		; return to caller
------- FILE main.s
------- FILE kernel_border.s LEVEL 2 PASS 2
      0  f4ce					      include	"kernel_border.s"
      1  f4ce							; Visible Kernel
      2  f4ce
      3  f4ce				   KernelBorder subroutine
      4  f4ce		       85 02		      sta	WSYNC	; ??? Is this needed?
      5  f4d0
      6  f4d0							; First HMOVE
      7  f4d0		       85 2a		      sta	HMOVE
      8  f4d2
      9  f4d2							; Border top
     10  f4d2		       a9 00		      lda	#0
     11  f4d4		       85 08		      sta	COLUPF
     12  f4d6		       85 0e		      sta	PF1
     13  f4d8		       85 0f		      sta	PF2
     14  f4da		       a9 02		      lda	#SIGNAL_LINE
     15  f4dc		       85 09		      sta	COLUBK
     16  f4de
     17  f4de					      REPEAT	6
     18  f4de		       85 02		      sta	WSYNC
     17  f4de					      REPEND
     18  f4e0		       85 02		      sta	WSYNC
     17  f4e0					      REPEND
     18  f4e2		       85 02		      sta	WSYNC
     17  f4e2					      REPEND
     18  f4e4		       85 02		      sta	WSYNC
     17  f4e4					      REPEND
     18  f4e6		       85 02		      sta	WSYNC
     17  f4e6					      REPEND
     18  f4e8		       85 02		      sta	WSYNC
     19  f4ea					      REPEND
     20  f4ea
     21  f4ea		       a9 00		      lda	#0
     22  f4ec		       85 09		      sta	COLUBK
     23  f4ee		       85 02		      sta	WSYNC
     24  f4f0
     25  f4f0							; Start top border
     26  f4f0				   border_top
     27  f4f0							; Make the playfield solid.
     28  f4f0		       a9 3f		      lda	#%00111111
     29  f4f2		       85 0e		      sta	PF1
     30  f4f4		       a9 ff		      lda	#%11111111
     31  f4f6		       85 0f		      sta	PF2
     32  f4f8
     33  f4f8		       a9 42		      lda	#COL_BG
     34  f4fa		       a0 00		      ldy	#0
     35  f4fc
     36  f4fc							; X_XXXX_XX
     37  f4fc							; Commented lines removed to save on space.
     38  f4fc		       85 08		      sta	COLUPF
     39  f4fe		       85 02		      sta	WSYNC
     40  f500		       84 08		      sty	COLUPF
     41  f502		       85 02		      sta	WSYNC
     42  f504		       85 08		      sta	COLUPF
     43  f506		       85 02		      sta	WSYNC
     44  f508							; sta COLUPF
     45  f508		       85 02		      sta	WSYNC
     46  f50a							; sta COLUPF
     47  f50a		       85 02		      sta	WSYNC
     48  f50c		       84 08		      sty	COLUPF
     49  f50e		       85 02		      sta	WSYNC
     50  f510		       85 08		      sta	COLUPF
     51  f512
     52  f512		       85 02		      sta	WSYNC
     53  f514							; sta COLUPF
     54  f514
     55  f514				   PlayArea
     56  f514							; PF is now the playing area
      0  f514					      ASSERT_RUNTIME	"_scycles == #0"
      1  f514				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f514  && !(  _scycles == #0  ) }
      2  f514					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      0  f514					      sleep	61
      1  f514				   .CYCLES    SET	61
      2  f514
      3  f514				  -	      IF	.CYCLES < 2
      4  f514				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f514				  -	      ERR
      6  f514					      ENDIF
      7  f514
      8  f514					      IF	.CYCLES & 1
      9  f514					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f514		       04 00		      nop	0
     11  f516				  -	      ELSE
     12  f516				  -	      bit	VSYNC
     13  f516					      ENDIF
     14  f516				   .CYCLES    SET	.CYCLES - 3
     15  f516					      ENDIF
     16  f516
     17  f516					      REPEAT	.CYCLES / 2
     18  f516		       ea		      nop
     17  f516					      REPEND
     18  f517		       ea		      nop
     17  f517					      REPEND
     18  f518		       ea		      nop
     17  f518					      REPEND
     18  f519		       ea		      nop
     17  f519					      REPEND
     18  f51a		       ea		      nop
     17  f51a					      REPEND
     18  f51b		       ea		      nop
     17  f51b					      REPEND
     18  f51c		       ea		      nop
     17  f51c					      REPEND
     18  f51d		       ea		      nop
     17  f51d					      REPEND
     18  f51e		       ea		      nop
     17  f51e					      REPEND
     18  f51f		       ea		      nop
     17  f51f					      REPEND
     18  f520		       ea		      nop
     17  f520					      REPEND
     18  f521		       ea		      nop
     17  f521					      REPEND
     18  f522		       ea		      nop
     17  f522					      REPEND
     18  f523		       ea		      nop
     17  f523					      REPEND
     18  f524		       ea		      nop
     17  f524					      REPEND
     18  f525		       ea		      nop
     17  f525					      REPEND
     18  f526		       ea		      nop
     17  f526					      REPEND
     18  f527		       ea		      nop
     17  f527					      REPEND
     18  f528		       ea		      nop
     17  f528					      REPEND
     18  f529		       ea		      nop
     17  f529					      REPEND
     18  f52a		       ea		      nop
     17  f52a					      REPEND
     18  f52b		       ea		      nop
     17  f52b					      REPEND
     18  f52c		       ea		      nop
     17  f52c					      REPEND
     18  f52d		       ea		      nop
     17  f52d					      REPEND
     18  f52e		       ea		      nop
     17  f52e					      REPEND
     18  f52f		       ea		      nop
     17  f52f					      REPEND
     18  f530		       ea		      nop
     17  f530					      REPEND
     18  f531		       ea		      nop
     17  f531					      REPEND
     18  f532		       ea		      nop
     19  f533					      REPEND
     59  f533		       a9 00		      lda	#%00000000
     60  f535		       85 0d		      sta	PF0
     61  f537		       a9 20		      lda	#%00100000
     62  f539		       85 0e		      sta	PF1
     63  f53b		       a9 00		      lda	#%00000000
     64  f53d		       85 0f		      sta	PF2
      0  f53f					      ASSERT_RUNTIME	"_scycles == #0"
      1  f53f				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f53f  && !(  _scycles == #0  ) }
      2  f53f					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      0  f53f					      sleep	7
      1  f53f				   .CYCLES    SET	7
      2  f53f
      3  f53f				  -	      IF	.CYCLES < 2
      4  f53f				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f53f				  -	      ERR
      6  f53f					      ENDIF
      7  f53f
      8  f53f					      IF	.CYCLES & 1
      9  f53f					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f53f		       04 00		      nop	0
     11  f541				  -	      ELSE
     12  f541				  -	      bit	VSYNC
     13  f541					      ENDIF
     14  f541				   .CYCLES    SET	.CYCLES - 3
     15  f541					      ENDIF
     16  f541
     17  f541					      REPEAT	.CYCLES / 2
     18  f541		       ea		      nop
     17  f541					      REPEND
     18  f542		       ea		      nop
     19  f543					      REPEND
     67  f543		       4c 75 f5 	      jmp	row_start
     68  f546							; enter row on cycle 10.
     69  f546
     70  f546							; reset the background for bottom of playfield
     71  f546				   border_bottom
     72  f546							;sta WSYNC
     73  f546
     74  f546							; Form the bottom of the level frame.
     75  f546		       a9 3f		      lda	#%00111111
     76  f548		       85 0e		      sta	PF1
     77  f54a		       a9 ff		      lda	#%11111111
     78  f54c		       85 0f		      sta	PF2
     79  f54e
     80  f54e							; Clear all sprites.
     81  f54e		       a9 00		      lda	#0
     82  f550		       85 1c		      sta	EMERALD_SP
     83  f552		       85 1b		      sta	JET_SP
     84  f554		       85 1e		      sta	EMERALD_MI_ENABLE
     85  f556
     86  f556		       a9 42		      lda	#COL_BG
     87  f558		       a0 00		      ldy	#0
     88  f55a		       85 02		      sta	WSYNC
     89  f55c
     90  f55c		       84 08		      sty	COLUPF
     91  f55e		       85 02		      sta	WSYNC
     92  f560
     93  f560		       85 08		      sta	COLUPF
     94  f562		       85 02		      sta	WSYNC
     95  f564
     96  f564		       85 02		      sta	WSYNC
     97  f566
     98  f566		       85 02		      sta	WSYNC
     99  f568
    100  f568		       84 08		      sty	COLUPF
    101  f56a		       85 02		      sta	WSYNC
    102  f56c
    103  f56c		       85 08		      sta	COLUPF
    104  f56e		       85 02		      sta	WSYNC
    105  f570		       85 02		      sta	WSYNC
    106  f572		       4c 00 f4 	      jmp	FrameEnd
------- FILE main.s
------- FILE kernel_row.s LEVEL 2 PASS 2
      0  f575					      include	"kernel_row.s"
      1  f575							; Frame Start
      2  f575
      3  f575							; Macros for calculating sprite values (GRPx).
      4  f575
      5  f575							; Load the player graphics for this scanline using SpriteEnd (3c + 17c)
      6  f575					      mac	kernel_load_player
      7  f575							; expects "lda #SPRITE_HEIGHT" before this ; 3c
      8  f575					      dcp	SpriteEnd	; 5c
      9  f575					      ldy	#0	; 2c
     10  f575							; constant 6c:
     11  f575					      .byte	$b0, $01	; 2c / 3c (taken)  : bcs +01 (skipping 1-byte bit instr)
     12  f575					      .byte	$2c	; 4c / 0c		: bit (skip next two bytes)
     13  f575					      ldy	SpriteEnd
     14  f575							; 4c
     15  f575					      ldx	Frame0,Y
     16  f575					      endm
     17  f575
     18  f575							; mac jet_spritedata_calc
     19  f575							;
     20  f575							; loads the offset from Frame0 in Y, and the sprite value in A, and stores it in
     21  f575							; GRP0.
     22  f575					      mac	jet_spritedata_calc
     23  f575							; loader
     24  f575					      lda	#SPRITE_HEIGHT
     25  f575					      dcp	SpriteEnd
     26  f575					      ldy	SpriteEnd
     27  f575
     28  f575							; 4c
     29  f575							; This must never be 5 cycles This means Frame0 must be aligned and loading
     30  f575							; from Frame0 + Y must never cross a page boundary.
     31  f575					      lda	Frame0,Y
     32  f575							; 6c
     33  f575					      .byte	$b0, $01	;2c / 3c (taken)
     34  f575					      .byte	$2c	; 4c / 0c
     35  f575					      sta	JET_SP	; 0c / 3c
     36  f575					      endm
     37  f575
     38  f575				   row_start
     39  f575
     40  f575							; [scanline 1]
     41  f575				   row_1
     42  f575							; Enter after scanline starts on row "9" and wraps
      0  f575					      ASSERT_RUNTIME	"_scycles == #10"
      1  f575				   .COND      SET	"_scycles == #10"
 ASSERT: breakif { pc== $f575  && !(  _scycles == #10  ) }
      2  f575					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     44  f575
      0  f575					      jet_spritedata_calc
      1  f575
      2  f575		       a9 09		      lda	#SPRITE_HEIGHT
      3  f577		       c7 85		      dcp	SpriteEnd
      4  f579		       a4 85		      ldy	SpriteEnd
      5  f57b
      6  f57b
      7  f57b
      8  f57b
      9  f57b		       b9 00 f8 	      lda	Frame0,Y
     10  f57e
     11  f57e		       b0 01		      .byte.b	$b0, $01
     12  f580		       2c		      .byte.b	$2c
     13  f581		       85 1b		      sta	JET_SP
     46  f583
     47  f583							; [[[Nibble VM.]]]
     48  f583		       85 02		      sta	WSYNC
     49  f585
     50  f585							; sleep 46
     51  f585
      0  f585					      ASSERT_RUNTIME	"_scycles == #0"
      1  f585				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f585  && !(  _scycles == #0  ) }
      2  f585					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     53  f585
     54  f585							; [scanline 2]
     55  f585				   row_2
      0  f585					      jet_spritedata_calc
      1  f585
      2  f585		       a9 09		      lda	#SPRITE_HEIGHT
      3  f587		       c7 85		      dcp	SpriteEnd
      4  f589		       a4 85		      ldy	SpriteEnd
      5  f58b
      6  f58b
      7  f58b
      8  f58b
      9  f58b		       b9 00 f8 	      lda	Frame0,Y
     10  f58e
     11  f58e		       b0 01		      .byte.b	$b0, $01
     12  f590		       2c		      .byte.b	$2c
     13  f591		       85 1b		      sta	JET_SP
     57  f593
     58  f593							; Black out playfield
     59  f593							; TODO This should be done with playfield pixels, not color.
     60  f593		       a9 00		      lda	#0
     61  f595		       85 08		      sta	COLUPF
     62  f597
     63  f597							; Set stack pointer for PHP use from RamKernelPhpTarget.
     64  f597		       a6 96		      ldx	RamKernelPhpTarget
     65  f599		       9a		      txs
     66  f59a
     67  f59a							; [[[Nibble VM.]]]
      0  f59a					      sleep	30
      1  f59a				   .CYCLES    SET	30
      2  f59a
      3  f59a				  -	      IF	.CYCLES < 2
      4  f59a				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f59a				  -	      ERR
      6  f59a					      ENDIF
      7  f59a
      8  f59a				  -	      IF	.CYCLES & 1
      9  f59a				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f59a				  -	      nop	0
     11  f59a				  -	      ELSE
     12  f59a				  -	      bit	VSYNC
     13  f59a				  -	      ENDIF
     14  f59a				  -.CYCLES    SET	.CYCLES - 3
     15  f59a					      ENDIF
     16  f59a
     17  f59a					      REPEAT	.CYCLES / 2
     18  f59a		       ea		      nop
     17  f59a					      REPEND
     18  f59b		       ea		      nop
     17  f59b					      REPEND
     18  f59c		       ea		      nop
     17  f59c					      REPEND
     18  f59d		       ea		      nop
     17  f59d					      REPEND
     18  f59e		       ea		      nop
     17  f59e					      REPEND
     18  f59f		       ea		      nop
     17  f59f					      REPEND
     18  f5a0		       ea		      nop
     17  f5a0					      REPEND
     18  f5a1		       ea		      nop
     17  f5a1					      REPEND
     18  f5a2		       ea		      nop
     17  f5a2					      REPEND
     18  f5a3		       ea		      nop
     17  f5a3					      REPEND
     18  f5a4		       ea		      nop
     17  f5a4					      REPEND
     18  f5a5		       ea		      nop
     17  f5a5					      REPEND
     18  f5a6		       ea		      nop
     17  f5a6					      REPEND
     18  f5a7		       ea		      nop
     17  f5a7					      REPEND
     18  f5a8		       ea		      nop
     19  f5a9					      REPEND
     69  f5a9
     70  f5a9		       a9 04		      lda	#4
     71  f5ab		       8d 96 02 	      sta	TIM64T
     72  f5ae
     73  f5ae							; Load PF1 value
     74  f5ae		       a9 a0		      lda	#%10100000
     75  f5b0		       85 93		      sta	RamPF1Value
     76  f5b2
     77  f5b2							; Enable playfield at end of scanline
     78  f5b2		       a9 42		      lda	#COL_BG
     79  f5b4		       85 08		      sta	COLUPF
     80  f5b6
      0  f5b6					      ASSERT_RUNTIME	"_scycles == #0"
      1  f5b6				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f5b6  && !(  _scycles == #0  ) }
      2  f5b6					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     82  f5b6
     83  f5b6							; [scanline 3]
     84  f5b6				   row_3
      0  f5b6					      jet_spritedata_calc
      1  f5b6
      2  f5b6		       a9 09		      lda	#SPRITE_HEIGHT
      3  f5b8		       c7 85		      dcp	SpriteEnd
      4  f5ba		       a4 85		      ldy	SpriteEnd
      5  f5bc
      6  f5bc
      7  f5bc
      8  f5bc
      9  f5bc		       b9 00 f8 	      lda	Frame0,Y
     10  f5bf
     11  f5bf		       b0 01		      .byte.b	$b0, $01
     12  f5c1		       2c		      .byte.b	$2c
     13  f5c2		       85 1b		      sta	JET_SP
     86  f5c4
     87  f5c4							; Pre-populate graphics.
     88  f5c4		       a9 09		      lda	#SPRITE_HEIGHT
      0  f5c6					      KERNEL_LOAD_PLAYER
      1  f5c6
      2  f5c6		       c7 85		      dcp	SpriteEnd
      3  f5c8		       a0 00		      ldy	#0
      4  f5ca
      5  f5ca		       b0 01		      .byte.b	$b0, $01
      6  f5cc		       2c		      .byte.b	$2c
      7  f5cd		       a4 85		      ldy	SpriteEnd
      8  f5cf
      9  f5cf		       be 00 f8 	      ldx	Frame0,Y
     90  f5d2		       86 94		      stx	RamKernelGRP0
      0  f5d4					      KERNEL_LOAD_PLAYER
      1  f5d4
      2  f5d4		       c7 85		      dcp	SpriteEnd
      3  f5d6		       a0 00		      ldy	#0
      4  f5d8
      5  f5d8		       b0 01		      .byte.b	$b0, $01
      6  f5da		       2c		      .byte.b	$2c
      7  f5db		       a4 85		      ldy	SpriteEnd
      8  f5dd
      9  f5dd		       be 00 f8 	      ldx	Frame0,Y
     92  f5e0		       8e 02 f0 	      stx	[CBSRAM_KERNEL_WRITE + 2]
     93  f5e3		       ad 94 00 	      lda.w	RamKernelGRP0	; Load sprite 2 into A
     94  f5e6
     95  f5e6							; [scanlines 4-5]
     96  f5e6							; We jump immediately into scanlines 4-5, the "gem kernel"
     97  f5e6		       a6 97		      ldx	RamKernelX
     98  f5e8		       a4 98		      ldy	RamKernelY
      0  f5ea					      ASSERT_RUNTIME	"_scycles == #73"
      1  f5ea				   .COND      SET	"_scycles == #73"
 ASSERT: breakif { pc== $f5ea  && !(  _scycles == #73  ) }
      2  f5ea					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    100  f5ea		       4c 03 f1 	      jmp	CBSRAM_KERNEL_ENTRY
    101  f5ed
    102  f5ed							; [scanline 6]
    103  f5ed
    104  f5ed							; Try to avoid page crossing in jet_spritedata_calc
    105  f5ed							; TODO enforce this with ASSERT_RUNTIME instead?
    106  f5f0		       00 00 00 	      align	16
    107  f5f0
    108  f5f0				   row_after_kernel
    109  f5f0				   row_6
      0  f5f0					      ASSERT_RUNTIME	"_scycles == #0"
      1  f5f0				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f5f0  && !(  _scycles == #0  ) }
      2  f5f0					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    111  f5f0
    112  f5f0							; Cleanup from the kernel.
    113  f5f0		       a9 00		      lda	#0
    114  f5f2		       85 1e		      sta	EMERALD_MI_ENABLE
    115  f5f4		       85 1c		      sta	EMERALD_SP
    116  f5f6		       85 08		      sta	COLUPF
    117  f5f8
      0  f5f8					      jet_spritedata_calc
      1  f5f8
      2  f5f8		       a9 09		      lda	#SPRITE_HEIGHT
      3  f5fa		       c7 85		      dcp	SpriteEnd
      4  f5fc		       a4 85		      ldy	SpriteEnd
      5  f5fe
      6  f5fe
      7  f5fe
      8  f5fe
      9  f5fe		       b9 00 f8 	      lda	Frame0,Y
     10  f601
     11  f601		       b0 01		      .byte.b	$b0, $01
     12  f603		       2c		      .byte.b	$2c
     13  f604		       85 1b		      sta	JET_SP
    119  f606
    120  f606							; Idle.
    121  f606		       85 02		      sta	WSYNC
    122  f608
    123  f608							; [scanline 7]
    124  f608				   row_7
      0  f608					      jet_spritedata_calc
      1  f608
      2  f608		       a9 09		      lda	#SPRITE_HEIGHT
      3  f60a		       c7 85		      dcp	SpriteEnd
      4  f60c		       a4 85		      ldy	SpriteEnd
      5  f60e
      6  f60e
      7  f60e
      8  f60e
      9  f60e		       b9 00 f8 	      lda	Frame0,Y
     10  f611
     11  f611		       b0 01		      .byte.b	$b0, $01
     12  f613		       2c		      .byte.b	$2c
     13  f614		       85 1b		      sta	JET_SP
    126  f616
    127  f616		       a9 42		      lda	#COL_BG
    128  f618		       85 08		      sta	COLUPF
    129  f61a
    130  f61a							; FRAMESWITCH
    131  f61a		       a9 01		      lda	#01
    132  f61c		       25 83		      and	FrameCount
    133  f61e		       d0 13		      bne	loadframe2
    134  f620
    135  f620							; Perform gem loading for Kernel A.
    136  f620
    137  f620				   loadframe1
      0  f620					      ASSERT_RUNTIME	"_scycles == #32"
      1  f620				   .COND      SET	"_scycles == #32"
 ASSERT: breakif { pc== $f620  && !(  _scycles == #32  ) }
      2  f620					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    139  f620
    140  f620							; Emerald byte setting 1A
    141  f620							; ldx #0
    142  f620							; lda KERNEL_STORAGE_R,X
    143  f620							; sta GEM_00_W
    144  f620							; inx
    145  f620							; lda KERNEL_STORAGE_R,X
    146  f620							; sta GEM_04_W
    147  f620							; inx
    148  f620							; lda KERNEL_STORAGE_R,X
    149  f620							; sta GEM_09_W
    150  f620							; inx
    151  f620
    152  f620		       85 02		      sta	WSYNC
    153  f622
    154  f622							; [scanline 8]
      0  f622					      jet_spritedata_calc
      1  f622
      2  f622		       a9 09		      lda	#SPRITE_HEIGHT
      3  f624		       c7 85		      dcp	SpriteEnd
      4  f626		       a4 85		      ldy	SpriteEnd
      5  f628
      6  f628
      7  f628
      8  f628
      9  f628		       b9 00 f8 	      lda	Frame0,Y
     10  f62b
     11  f62b		       b0 01		      .byte.b	$b0, $01
     12  f62d		       2c		      .byte.b	$2c
     13  f62e		       85 1b		      sta	JET_SP
    156  f630
    157  f630							; Emerald byte setting 1B
    158  f630							; lda KERNEL_STORAGE_R,X
    159  f630							; sta GEM_13_W
    160  f630							; inx
    161  f630							; lda KERNEL_STORAGE_R,X
    162  f630							; sta GEM_17_W
    163  f630							; inx
    164  f630							; lda KERNEL_STORAGE_R,X
    165  f630							; sta GEM_18_W
    166  f630							; inx
    167  f630							; lda KERNEL_STORAGE_R,X
    168  f630							; sta GEM_22_W
    169  f630
    170  f630		       4c 46 f6 	      jmp	row_8_end
    171  f633
    172  f633							; Perform gem loading for Kernel B.
    173  f633
    174  f633				   loadframe2
      0  f633					      ASSERT_RUNTIME	"_scycles == #33"
      1  f633				   .COND      SET	"_scycles == #33"
 ASSERT: breakif { pc== $f633  && !(  _scycles == #33  ) }
      2  f633					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    176  f633
    177  f633							; Emerald byte setting 2A
    178  f633							; ldx #[storage_02 - storage]
    179  f633							; lda KERNEL_STORAGE_R,X
    180  f633							; sta GEM_02_W
    181  f633							; inx
    182  f633							; lda KERNEL_STORAGE_R,X
    183  f633							; sta GEM_06_W
    184  f633							; inx
    185  f633							; lda KERNEL_STORAGE_R,X
    186  f633							; sta GEM_08_W
    187  f633							; inx
    188  f633
    189  f633		       85 02		      sta	WSYNC
    190  f635
    191  f635							; [scanline 8]
    192  f635				   row_8
      0  f635					      jet_spritedata_calc
      1  f635
      2  f635		       a9 09		      lda	#SPRITE_HEIGHT
      3  f637		       c7 85		      dcp	SpriteEnd
      4  f639		       a4 85		      ldy	SpriteEnd
      5  f63b
      6  f63b
      7  f63b
      8  f63b
      9  f63b		       b9 00 f8 	      lda	Frame0,Y
     10  f63e
     11  f63e		       b0 01		      .byte.b	$b0, $01
     12  f640		       2c		      .byte.b	$2c
     13  f641		       85 1b		      sta	JET_SP
    194  f643
    195  f643							; Emerald byte setting 2B
    196  f643							; lda KERNEL_STORAGE_R,X
    197  f643							; sta GEM_11_W
    198  f643							; inx
    199  f643							; lda KERNEL_STORAGE_R,X
    200  f643							; sta GEM_15_W
    201  f643							; inx
    202  f643							; lda KERNEL_STORAGE_R,X
    203  f643							; sta GEM_20_W
    204  f643							; inx
    205  f643							; lda KERNEL_STORAGE_R,X
    206  f643							; sta GEM_24_W
    207  f643
    208  f643		       4c 46 f6 	      jmp	row_8_end
    209  f646
    210  f646							; Common row 8 return.
    211  f646
    212  f646				   row_8_end
    213  f646							; Idle.
    214  f646		       85 02		      sta	WSYNC
    215  f648
    216  f648							; [scanline 8]
    217  f648							; Repeat loop until LoopCount < 0
    218  f648		       c6 82		      dec	LoopCount
    219  f64a		       30 03		      bmi	row_end
    220  f64c		       4c 75 f5 	      jmp	row_start
    221  f64f				   row_end
    222  f64f		       4c 46 f5 	      jmp	border_bottom
------- FILE main.s
------- FILE kernel_gem.s LEVEL 2 PASS 2
      0  f652					      include	"kernel_gem.s"
      1  f652							;
      2  f652							; Gem Kernels
      3  f652							;
      4  f652							; Gems are displayed in alternating kernels. This chart shows
      5  f652							; which kernel is responsible for which gem, with missiles denoted.
      6  f652							;
      7  f652							;  1:	 |SS  SS  MSS  |SS   SS  SS  |	      kernel 1 (S = Sprite, M = missile)
      8  f652							;  2:	 |  SS	SS   SS|  SSM  SS  SS|	      kernel 2
      9  f652							;  =	 |1122112221122|1122111221122|	      kernel #
     10  f652							;  #	 0^	 8^	  17^	    26^       gem index
     11  f652							;
     12  f652							; The middle bar indicates where the pattern reverses.
     13  f652							;
     14  f652							; Because we can repeat a sprite multiple times, and reset the sprite
     15  f652							; occurance mid-line, we can render close to half of the 26 gems a line
     16  f652							; requires with a single sprite. By alternating sprites each frame with an...
     17  f652							; acceptable amount of flicker (15Hz) we can render almost all the gems on each
     18  f652							; line, except for two. These are instead rendered by the missile, which
     19  f652							; corresponds to the sprite and must have the same color and repeat pattern.
     20  f652
     21  f652							; for copying
     22  f700		       00 00 00 00*	      align	256
     23  f700
     24  f700							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     25  f700							;
     26  f700							; GEM KERNEL A
     27  f700							;
     28  f700
     29  f700				   kernel_1_start subroutine
     30  f700					      rorg	$f100
     31  f700
     32  f700							; Kernel Marker
     33  f700		       0a		      .byte.b	$A
     34  f701
     35  f701				   KernelA_early
     36  f701							; Early code to set next GRP0 image. Value is overwritten
     37  f701		       a9 ff		      lda	#$ff
     38  f703
     39  f703				   KernelA    subroutine
      0  f703					      ASSERT_RUNTIME_KERNEL	$A, "_scycles == #0"
      1  f703				   .KERNEL    SET	$A
      2  f703				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f103  && ( *$f100 ==  $a   ) && ! (  _scycles == #0  ) }
      3  f703					      echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
     41  f703
     42  f703							; Write Gemini 0A into delayed sprite register
     43  f703		       84 1c		      sty	EMERALD_SP
     44  f705							; Write Player from accumulator. When writing to the other sprite, the
     45  f705							; TIA will copy Gemini 0A into visible sprite register
     46  f705		       85 1b		      sta	JET_SP
     47  f707							; Write Gemini 1A into delayed sprite register
     48  f707		       84 1c		      sty	EMERALD_SP
     49  f709
      0  f709					      sleep	5
      1  f709				   .CYCLES    SET	5
      2  f709
      3  f709				  -	      IF	.CYCLES < 2
      4  f709				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f709				  -	      ERR
      6  f709					      ENDIF
      7  f709
      8  f709					      IF	.CYCLES & 1
      9  f709					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f709		       04 00		      nop	0
     11  f70b				  -	      ELSE
     12  f70b				  -	      bit	VSYNC
     13  f70b					      ENDIF
     14  f70b				   .CYCLES    SET	.CYCLES - 3
     15  f70b					      ENDIF
     16  f70b
     17  f70b					      REPEAT	.CYCLES / 2
     18  f70b		       ea		      nop
     19  f70c					      REPEND
     51  f70c
     52  f70c							; Register config
     53  f70c		       a9 01		      lda	#$01
     54  f70e		       85 1e		      sta	EMERALD_MI_ENABLE	; disable missile
     55  f710		       86 26		      stx	VDELP1	; enable delayed sprite
     56  f712
     57  f712							; 22c is critical start of precise GRP0 timing for Kernel A
      0  f712					      ASSERT_RUNTIME_KERNEL	$A, "_scycles == #22"
      1  f712				   .KERNEL    SET	$A
      2  f712				   .COND      SET	"_scycles == #22"
 ASSERT: breakif { pc== $f112  && ( *$f100 ==  $a   ) && ! (  _scycles == #22  ) }
      3  f712					      echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
     59  f712				   KernelA_A
     60  f712		       85 11		      sta	EMERALD_SP_RESET	; RESPx must be strobed on cycle 25c.
     61  f714				   KernelA_B
      0  f714					      sleep	3
      1  f714				   .CYCLES    SET	3
      2  f714
      3  f714				  -	      IF	.CYCLES < 2
      4  f714				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f714				  -	      ERR
      6  f714					      ENDIF
      7  f714
      8  f714					      IF	.CYCLES & 1
      9  f714					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f714		       04 00		      nop	0
     11  f716				  -	      ELSE
     12  f716				  -	      bit	VSYNC
     13  f716					      ENDIF
     14  f716				   .CYCLES    SET	.CYCLES - 3
     15  f716					      ENDIF
     16  f716
     17  f716				  -	      REPEAT	.CYCLES / 2
     18  f716				  -	      nop
     19  f716					      REPEND
     63  f716				   KernelA_C
     64  f716		       a5 93		      lda	RamPF1Value	; Load PF1 (TODO asymmetrical playfield)
     65  f718
     66  f718
     67  f718							; below has one `php` call (by default: RESET)
     68  f718				   KernelA_D
     69  f718		       84 26		      sty	VDELP1	; Gemini 1A, clear VDELP1. all registers have d0 cleared
     70  f71a				   KernelA_E
     71  f71a		       08		      php		; Reset "medium close" NUSIZ repetition
     72  f71b				   KernelA_F
     73  f71b		       84 1e		      sty	EMERALD_MI_ENABLE	; Enable the missile (if we use %0xx00110 pattern)
     74  f71d				   KernelA_G
     75  f71d		       84 1c		      sty	EMERALD_SP	; Gemini 2A
     76  f71f							; above has php
     77  f71f
     78  f71f				   KernelA_H
     79  f71f		       84 1c		      sty	EMERALD_SP	; Gemini 3A, modified for RST2 along with HMM1
     80  f721
     81  f721							; RST4 vvv
     82  f721				   KernelA_I
     83  f721		       85 11		      sta	EMERALD_SP_RESET	; Reset "medium close" NUSIZ repetition
     84  f723				   KernelA_J		; unchanging
     85  f723		       85 0e		      sta	PF1	; Write asymmetrical playfield register
     86  f725				   KernelA_K
     87  f725		       84 1c		      sty	EMERALD_SP	; Gemini 4A
     88  f727				   KernelA_L
     89  f727		       a5 91		      lda	RamZeroByte	; free
     90  f729							; RST4 ^^^
     91  f729
     92  f729				   KernelA_M
     93  f729		       85 1c		      sta	EMERALD_SP	; Gemini 5A
     94  f72b				   KernelA_N
     95  f72b				   KernelA_O
      0  f72b					      sleep	2
      1  f72b				   .CYCLES    SET	2
      2  f72b
      3  f72b				  -	      IF	.CYCLES < 2
      4  f72b				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f72b				  -	      ERR
      6  f72b					      ENDIF
      7  f72b
      8  f72b				  -	      IF	.CYCLES & 1
      9  f72b				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f72b				  -	      nop	0
     11  f72b				  -	      ELSE
     12  f72b				  -	      bit	VSYNC
     13  f72b				  -	      ENDIF
     14  f72b				  -.CYCLES    SET	.CYCLES - 3
     15  f72b					      ENDIF
     16  f72b
     17  f72b					      REPEAT	.CYCLES / 2
     18  f72b		       ea		      nop
     19  f72c					      REPEND
     97  f72c
     98  f72c							; reset stack pointer
     99  f72c		       68		      pla
    100  f72d
    101  f72d							; End visible line
      0  f72d					      ASSERT_RUNTIME_KERNEL	$A, "_scycles == #67"
      1  f72d				   .KERNEL    SET	$A
      2  f72d				   .COND      SET	"_scycles == #67"
 ASSERT: breakif { pc== $f12d  && ( *$f100 ==  $a   ) && ! (  _scycles == #67  ) }
      3  f72d					      echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
    103  f72d
    104  f72d				   KernelA_branch
    105  f72d		       ad 84 02 	      lda	INTIM
    106  f730		       d0 cf		      bne	KernelA_early
    107  f732
    108  f732		       4c f0 f5 	      jmp	row_after_kernel
    109  f735
    110  f735					      rend
    111  f735				   kernel_1_end
      0  f735					      ASSERT_SIZE	kernel_1_start, kernel_1_end, $40
      1  f735				   .STARTA    SET	kernel_1_start
      2  f735				   .ENDA      SET	kernel_1_end
      3  f735				   .LEN       SET	$40
      4  f735				  -	      if	[[.ENDA - .STARTA] >= .LEN]
      5  f735				  -	      echo	"Error: Exceeded size limit", [.ENDA - .STARTA], "vs", .LEN
      6  f735				  -	      err
      7  f735					      endif
    113  f735
    114  f735							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    115  f735							;
    116  f735							; GEM KERNEL B
    117  f735							;
    118  f735
    119  f735				   kernel_2_start subroutine
    120  f735					      rorg	$f100
    121  f735
    122  f735							; Kernel Marker
    123  f735		       0b		      .byte.b	$B
    124  f736
    125  f736				   KernelB_early
    126  f736							; Early code to set next GRP0 image. Value is overwritten
    127  f736		       a9 ff		      lda	#$ff
    128  f738
    129  f738				   KernelB    subroutine
      0  f738					      ASSERT_RUNTIME_KERNEL	$B, "_scycles == #0"
      1  f738				   .KERNEL    SET	$B
      2  f738				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f103  && ( *$f100 ==  $b   ) && ! (  _scycles == #0  ) }
      3  f738					      echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
    131  f738
    132  f738							; Write Gemini 0A into delayed sprite register
    133  f738		       84 1c		      sty	EMERALD_SP
    134  f73a							; Write Player from accumulator. When writing to the other sprite, the
    135  f73a							; TIA will copy Gemini 0A into visible sprite register
    136  f73a		       85 1b		      sta	JET_SP
    137  f73c							; Write Gemini 1A into delayed sprite register
    138  f73c		       84 1c		      sty	EMERALD_SP
    139  f73e
    140  f73e							; Register config
    141  f73e		       a9 ff		      lda	#$ff
    142  f740		       85 1e		      sta	EMERALD_MI_ENABLE	; enable missile
    143  f742		       85 26		      sta	VDELP1	; enable delayed sprite
    144  f744
    145  f744							; Load PF1 value into accumulator
    146  f744		       a5 93		      lda	RamPF1Value
    147  f746
    148  f746							; Clear bits in processor status register for drawing.
    149  f746		       18		      clc
    150  f747		       24 92		      bit	RamLowerSixByte
    151  f749
    152  f749							; 25c is critical start of precise GRP0 timing for Kernel B
      0  f749					      ASSERT_RUNTIME_KERNEL	$B, "_scycles == #25"
      1  f749				   .KERNEL    SET	$B
      2  f749				   .COND      SET	"_scycles == #25"
 ASSERT: breakif { pc== $f114  && ( *$f100 ==  $b   ) && ! (  _scycles == #25  ) }
      3  f749					      echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
    154  f749				   KernelB_A
    155  f749		       85 11		      sta	EMERALD_SP_RESET
    156  f74b				   KernelB_B
    157  f74b				   KernelB_C
    158  f74b				   KernelB_D
      0  f74b					      sleep	4
      1  f74b				   .CYCLES    SET	4
      2  f74b
      3  f74b				  -	      IF	.CYCLES < 2
      4  f74b				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f74b				  -	      ERR
      6  f74b					      ENDIF
      7  f74b
      8  f74b				  -	      IF	.CYCLES & 1
      9  f74b				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f74b				  -	      nop	0
     11  f74b				  -	      ELSE
     12  f74b				  -	      bit	VSYNC
     13  f74b				  -	      ENDIF
     14  f74b				  -.CYCLES    SET	.CYCLES - 3
     15  f74b					      ENDIF
     16  f74b
     17  f74b					      REPEAT	.CYCLES / 2
     18  f74b		       ea		      nop
     17  f74b					      REPEND
     18  f74c		       ea		      nop
     19  f74d					      REPEND
    160  f74d							; set D0 = 0 without using a register
    161  f74d		       06 26		      asl	VDELP1
    162  f74f				   KernelB_E
    163  f74f		       85 11		      sta	EMERALD_SP_RESET
    164  f751				   KernelB_F
    165  f751		       84 1c		      sty	EMERALD_SP
    166  f753				   KernelB_G
    167  f753		       85 0e		      sta	PF1
    168  f755
    169  f755							; below has one php load (could just be RESET)
    170  f755				   KernelB_H
    171  f755		       84 1c		      sty	EMERALD_SP	; Gemini 3B; TODO write php instead fixed
    172  f757				   KernelB_I
    173  f757		       85 11		      sta	EMERALD_SP_RESET
    174  f759				   KernelB_J
    175  f759		       84 1c		      sty	EMERALD_SP	; Gemini 4B
    176  f75b				   KernelB_K
    177  f75b		       86 1e		      stx	EMERALD_MI_ENABLE
    178  f75d				   KernelB_L
    179  f75d		       84 1c		      sty	EMERALD_SP	; Gemini 5B
    180  f75f							; above has one PHP loa
    181  f75f
    182  f75f				   KernelB_M
    183  f75f				   KernelB_N
      0  f75f					      sleep	2
      1  f75f				   .CYCLES    SET	2
      2  f75f
      3  f75f				  -	      IF	.CYCLES < 2
      4  f75f				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f75f				  -	      ERR
      6  f75f					      ENDIF
      7  f75f
      8  f75f				  -	      IF	.CYCLES & 1
      9  f75f				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f75f				  -	      nop	0
     11  f75f				  -	      ELSE
     12  f75f				  -	      bit	VSYNC
     13  f75f				  -	      ENDIF
     14  f75f				  -.CYCLES    SET	.CYCLES - 3
     15  f75f					      ENDIF
     16  f75f
     17  f75f					      REPEAT	.CYCLES / 2
     18  f75f		       ea		      nop
     19  f760					      REPEND
    185  f760
    186  f760							; reset stack pointer
    187  f760		       68		      pla
    188  f761
    189  f761							; End visible line
      0  f761					      ASSERT_RUNTIME_KERNEL	$B, "_scycles == #67"
      1  f761				   .KERNEL    SET	$B
      2  f761				   .COND      SET	"_scycles == #67"
 ASSERT: breakif { pc== $f12c  && ( *$f100 ==  $b   ) && ! (  _scycles == #67  ) }
      3  f761					      echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
    191  f761
    192  f761				   KernelB_branch
    193  f761		       ad 84 02 	      lda	INTIM
    194  f764		       d0 d0		      bne	KernelB_early
    195  f766		       4c f0 f5 	      jmp	row_after_kernel
    196  f769
    197  f769					      rend
    198  f769				   kernel_2_end
      0  f769					      ASSERT_SIZE	kernel_2_start, kernel_2_end, $40
      1  f769				   .STARTA    SET	kernel_2_start
      2  f769				   .ENDA      SET	kernel_2_end
      3  f769				   .LEN       SET	$40
      4  f769				  -	      if	[[.ENDA - .STARTA] >= .LEN]
      5  f769				  -	      echo	"Error: Exceeded size limit", [.ENDA - .STARTA], "vs", .LEN
      6  f769				  -	      err
      7  f769					      endif
------- FILE main.s
------- FILE data_sprites.s LEVEL 2 PASS 2
      0  f769					      include	"data_sprites.s"
      1  f800		       00 00 00 00*	      align	256
      2  f800
      3  f800							; Player
      4  f800				   Frame0
      5  f800		       00		      .byte.b	#%00000000
      6  f801		       60		      .byte.b	#%01100000
      7  f802		       60		      .byte.b	#%01100000
      8  f803		       60		      .byte.b	#%01100000
      9  f804		       c0		      .byte.b	#%11000000
     10  f805		       c0		      .byte.b	#%11000000
     11  f806		       f0		      .byte.b	#%11110000
     12  f807		       c0		      .byte.b	#%11000000
     13  f808		       c0		      .byte.b	#%11000000
     14  f809		       00		      .byte.b	#%00000000
------- FILE main.s
------- FILE data_levels.s LEVEL 2 PASS 2
      0  f80a					      include	"data_levels.s"
      1  f810		       00 00 00 00*	      align	8
      2  f810							; first bit of byte 2 & 3 are unused for simplicity
      3  f810
      4  f810				   level_00
      5  f810		       f0 1f 1f 0f	      .byte.b	%11110000, %00011111, %00011111, %00001111
      6  f814
      7  f814				   level_01
      8  f814		       0a 1e 00 00	      .byte.b	%1010, %0011110, %0000000, %00000000
      9  f818		       05 1e 00 00	      .byte.b	%0101, %0011110, %0000000, %00000000
     10  f81c		       02 47 40 00	      .byte.b	%0010, %1000111, %1000000, %00000000
     11  f820		       01 27 40 00	      .byte.b	%0001, %0100111, %1000000, %00000000
     12  f824		       00 57 7c 00	      .byte.b	%0000, %1010111, %1111100, %00000000
     13  f828		       00 28 3c 00	      .byte.b	%0000, %0101000, %0111100, %00000000
     14  f82c		       00 14 3c 00	      .byte.b	%0000, %0010100, %0111100, %00000000
     15  f830		       00 0a 3c 00	      .byte.b	%0000, %0001010, %0111100, %00000000
     16  f834		       00 05 3c 00	      .byte.b	%0000, %0000101, %0111100, %00000000
     17  f838		       00 02 43 c0	      .byte.b	%0000, %0000010, %1000011, %11000000
     18  f83c		       00 01 23 c0	      .byte.b	%0000, %0000001, %0100011, %11000000
     19  f840		       00 00 53 c0	      .byte.b	%0000, %0000000, %1010011, %11000000
     20  f844		       00 00 2b c0	      .byte.b	%0000, %0000000, %0101011, %11000000
     21  f848		       00 00 14 3c	      .byte.b	%0000, %0000000, %0010100, %00111100
     22  f84c		       00 00 0a 3c	      .byte.b	%0000, %0000000, %0001010, %00111100
     23  f850		       00 00 05 3c	      .byte.b	%0000, %0000000, %0000101, %00111100
     24  f854		       00 00 02 bc	      .byte.b	%0000, %0000000, %0000010, %10111100
     25  f858		       0c 00 01 43	      .byte.b	%1100, %0000000, %0000001, %01000011
     26  f85c		       0c 00 00 a3	      .byte.b	%1100, %0000000, %0000000, %10100011
     27  f860		       0c 00 00 53	      .byte.b	%1100, %0000000, %0000000, %01010011
     28  f864		       0c 00 00 2b	      .byte.b	%1100, %0000000, %0000000, %00101011
     29  f868		       03 60 00 14	      .byte.b	%0011, %1100000, %0000000, %00010100
     30  f86c		       03 60 00 0a	      .byte.b	%0011, %1100000, %0000000, %00001010
     31  f870		       03 60 00 05	      .byte.b	%0011, %1100000, %0000000, %00000101
     32  f874		       0b 60 00 02	      .byte.b	%1011, %1100000, %0000000, %00000010
     33  f878		       04 1e 00 01	      .byte.b	%0100, %0011110, %0000000, %00000001
     34  f87c				   level_01_end
     35  f87c
     36  f87c
     37  f87c				   shard_map
     38  f87c		       40		      .byte.b	%01000000	; [1, 0, 0]
     39  f87d				   shard_map_end
------- FILE main.s
    126  f87d
    127  fffc					      org	$fffc
    128  fffc		       09 f2		      .word.w	Start
    129  fffe		       09 f2		      .word.w	Start
