{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v " "Source file: C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1415904851530 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1415904851530 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v " "Source file: C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1415904851676 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1415904851676 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v " "Source file: C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1415904851821 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1415904851821 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415904855601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415904855602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 13:54:15 2014 " "Processing started: Thu Nov 13 13:54:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415904855602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415904855602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415904855602 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415904857479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key Project4.v(167) " "Verilog HDL Declaration information at Project4.v(167): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415904857735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project4.v 4 4 " "Found 4 design units, including 4 entities, in source file project4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857741 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project4 " "Found entity 2: Project4" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857741 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_controller " "Found entity 3: IO_controller" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857741 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec2_7seg " "Found entity 4: dec2_7seg" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negregister.v 1 1 " "Found 1 design units, including 1 entities, in source file negregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 negRegister " "Found entity 1: negRegister" {  } { { "negRegister.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/negRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.v 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcLogic " "Found entity 1: PcLogic" {  } { { "PcLogic.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PcLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchaddrcalculator.v 1 1 " "Found 1 design units, including 1 entities, in source file branchaddrcalculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchAddrCalculator " "Found entity 1: BranchAddrCalculator" {  } { { "BranchAddrCalculator.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/BranchAddrCalculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeLineReg " "Found entity 1: PipeLineReg" {  } { { "PipeLineReg.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PipeLineReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bubbler.v 1 1 " "Found 1 design units, including 1 entities, in source file bubbler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bubbler " "Found entity 1: Bubbler" {  } { { "Bubbler.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Bubbler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(29) " "Verilog HDL warning at KeyDevices.v(29): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415904857958 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(41) " "Verilog HDL warning at KeyDevices.v(41): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415904857958 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(45) " "Verilog HDL warning at KeyDevices.v(45): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415904857958 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "KeyDevices.v(18) " "Verilog HDL information at KeyDevices.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1415904857959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydevices.v 1 1 " "Found 1 design units, including 1 entities, in source file keydevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDevices " "Found entity 1: KeyDevices" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857960 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LEDandHEXDevices.v(23) " "Verilog HDL information at LEDandHEXDevices.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1415904857971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledandhexdevices.v 1 1 " "Found 1 design units, including 1 entities, in source file ledandhexdevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDandHEXDevices " "Found entity 1: LEDandHEXDevices" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415904857974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415904857974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 LEDandHEXDevices.v(58) " "Verilog HDL Implicit Net warning at LEDandHEXDevices.v(58): created implicit net for \"HEX0\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904857974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 LEDandHEXDevices.v(59) " "Verilog HDL Implicit Net warning at LEDandHEXDevices.v(59): created implicit net for \"HEX1\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904857974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2 LEDandHEXDevices.v(60) " "Verilog HDL Implicit Net warning at LEDandHEXDevices.v(60): created implicit net for \"HEX2\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904857975 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3 LEDandHEXDevices.v(61) " "Verilog HDL Implicit Net warning at LEDandHEXDevices.v(61): created implicit net for \"HEX3\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904857975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project4 " "Elaborating entity \"Project4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415904858308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:clkdi " "Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:clkdi\"" {  } { { "Project4.v" "clkdi" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Project4.v" "pc" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcLogic PcLogic:pcLogic " "Elaborating entity \"PcLogic\" for hierarchy \"PcLogic:pcLogic\"" {  } { { "Project4.v" "pcLogic" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:muxPcOut " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:muxPcOut\"" {  } { { "Project4.v" "muxPcOut" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchAddrCalculator BranchAddrCalculator:bac " "Elaborating entity \"BranchAddrCalculator\" for hierarchy \"BranchAddrCalculator:bac\"" {  } { { "Project4.v" "bac" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project4.v" "instMem" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858473 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415904858475 "|Project4|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:cont " "Elaborating entity \"Controller\" for hierarchy \"Controller:cont\"" {  } { { "Project4.v" "cont" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:se " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:se\"" {  } { { "Project4.v" "se" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "Project4.v" "regFile" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:muxAluIn " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:muxAluIn\"" {  } { { "Project4.v" "muxAluIn" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu1 " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu1\"" {  } { { "Project4.v" "alu1" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bubbler Bubbler:bubbler " "Elaborating entity \"Bubbler\" for hierarchy \"Bubbler:bubbler\"" {  } { { "Project4.v" "bubbler" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeLineReg PipeLineReg:pipelineregister " "Elaborating entity \"PipeLineReg\" for hierarchy \"PipeLineReg:pipelineregister\"" {  } { { "Project4.v" "pipelineregister" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negRegister negRegister:dataReg " "Elaborating entity \"negRegister\" for hierarchy \"negRegister:dataReg\"" {  } { { "Project4.v" "dataReg" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMem\"" {  } { { "Project4.v" "dataMem" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_controller IO_controller:ioCtrl " "Elaborating entity \"IO_controller\" for hierarchy \"IO_controller:ioCtrl\"" {  } { { "Project4.v" "ioCtrl" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDevices IO_controller:ioCtrl\|KeyDevices:key " "Elaborating entity \"KeyDevices\" for hierarchy \"IO_controller:ioCtrl\|KeyDevices:key\"" {  } { { "Project4.v" "key" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858618 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kdata KeyDevices.v(18) " "Verilog HDL Always Construct warning at KeyDevices.v(18): inferring latch(es) for variable \"kdata\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415904858621 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kctrl KeyDevices.v(18) " "Verilog HDL Always Construct warning at KeyDevices.v(18): inferring latch(es) for variable \"kctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415904858621 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dBus KeyDevices.v(18) " "Verilog HDL Always Construct warning at KeyDevices.v(18): inferring latch(es) for variable \"dBus\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415904858621 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[0\] KeyDevices.v(18) " "Inferred latch for \"dBus\[0\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858626 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[1\] KeyDevices.v(18) " "Inferred latch for \"dBus\[1\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858626 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[2\] KeyDevices.v(18) " "Inferred latch for \"dBus\[2\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858626 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[3\] KeyDevices.v(18) " "Inferred latch for \"dBus\[3\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858626 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[4\] KeyDevices.v(18) " "Inferred latch for \"dBus\[4\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858627 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[5\] KeyDevices.v(18) " "Inferred latch for \"dBus\[5\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858627 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[6\] KeyDevices.v(18) " "Inferred latch for \"dBus\[6\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858627 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[7\] KeyDevices.v(18) " "Inferred latch for \"dBus\[7\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858627 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[8\] KeyDevices.v(18) " "Inferred latch for \"dBus\[8\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858628 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[9\] KeyDevices.v(18) " "Inferred latch for \"dBus\[9\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858628 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[10\] KeyDevices.v(18) " "Inferred latch for \"dBus\[10\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858630 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[11\] KeyDevices.v(18) " "Inferred latch for \"dBus\[11\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858630 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[12\] KeyDevices.v(18) " "Inferred latch for \"dBus\[12\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858630 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[13\] KeyDevices.v(18) " "Inferred latch for \"dBus\[13\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858630 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[14\] KeyDevices.v(18) " "Inferred latch for \"dBus\[14\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858631 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[15\] KeyDevices.v(18) " "Inferred latch for \"dBus\[15\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858631 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[16\] KeyDevices.v(18) " "Inferred latch for \"dBus\[16\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858631 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[17\] KeyDevices.v(18) " "Inferred latch for \"dBus\[17\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858631 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[18\] KeyDevices.v(18) " "Inferred latch for \"dBus\[18\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858632 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[19\] KeyDevices.v(18) " "Inferred latch for \"dBus\[19\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858632 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[20\] KeyDevices.v(18) " "Inferred latch for \"dBus\[20\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858632 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[21\] KeyDevices.v(18) " "Inferred latch for \"dBus\[21\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858633 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[22\] KeyDevices.v(18) " "Inferred latch for \"dBus\[22\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858633 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[23\] KeyDevices.v(18) " "Inferred latch for \"dBus\[23\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858633 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[24\] KeyDevices.v(18) " "Inferred latch for \"dBus\[24\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858633 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[25\] KeyDevices.v(18) " "Inferred latch for \"dBus\[25\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858634 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[26\] KeyDevices.v(18) " "Inferred latch for \"dBus\[26\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858634 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[27\] KeyDevices.v(18) " "Inferred latch for \"dBus\[27\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858634 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[28\] KeyDevices.v(18) " "Inferred latch for \"dBus\[28\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858634 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[29\] KeyDevices.v(18) " "Inferred latch for \"dBus\[29\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858635 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[30\] KeyDevices.v(18) " "Inferred latch for \"dBus\[30\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858635 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[31\] KeyDevices.v(18) " "Inferred latch for \"dBus\[31\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858635 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[0\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[0\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858636 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[1\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[1\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858636 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[2\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[2\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858636 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[3\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[3\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858636 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[4\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[4\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858636 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[5\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[5\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858637 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[6\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[6\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858637 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[7\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[7\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858637 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[8\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[8\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858637 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[9\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[9\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858638 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[10\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[10\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858638 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[11\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[11\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858638 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[12\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[12\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858638 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[13\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[13\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858638 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[14\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[14\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858638 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[15\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[15\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858639 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[16\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[16\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858639 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[17\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[17\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858639 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[18\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[18\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858639 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[19\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[19\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858640 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[20\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[20\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858640 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[21\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[21\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858640 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[22\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[22\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858640 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[23\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[23\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858640 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[24\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[24\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858640 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[25\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[25\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858641 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[26\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[26\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858641 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[27\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[27\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858641 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[28\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[28\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858641 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[29\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[29\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858641 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[30\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[30\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858642 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[31\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[31\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858642 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[0\] KeyDevices.v(23) " "Inferred latch for \"kdata\[0\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858642 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[1\] KeyDevices.v(23) " "Inferred latch for \"kdata\[1\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858643 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[2\] KeyDevices.v(23) " "Inferred latch for \"kdata\[2\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858643 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[3\] KeyDevices.v(23) " "Inferred latch for \"kdata\[3\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858643 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[4\] KeyDevices.v(23) " "Inferred latch for \"kdata\[4\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858643 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[5\] KeyDevices.v(23) " "Inferred latch for \"kdata\[5\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858643 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[6\] KeyDevices.v(23) " "Inferred latch for \"kdata\[6\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858644 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[7\] KeyDevices.v(23) " "Inferred latch for \"kdata\[7\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858644 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[8\] KeyDevices.v(23) " "Inferred latch for \"kdata\[8\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858644 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[9\] KeyDevices.v(23) " "Inferred latch for \"kdata\[9\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858644 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[10\] KeyDevices.v(23) " "Inferred latch for \"kdata\[10\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858645 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[11\] KeyDevices.v(23) " "Inferred latch for \"kdata\[11\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858645 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[12\] KeyDevices.v(23) " "Inferred latch for \"kdata\[12\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858645 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[13\] KeyDevices.v(23) " "Inferred latch for \"kdata\[13\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858645 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[14\] KeyDevices.v(23) " "Inferred latch for \"kdata\[14\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858645 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[15\] KeyDevices.v(23) " "Inferred latch for \"kdata\[15\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858646 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[16\] KeyDevices.v(23) " "Inferred latch for \"kdata\[16\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858646 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[17\] KeyDevices.v(23) " "Inferred latch for \"kdata\[17\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858646 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[18\] KeyDevices.v(23) " "Inferred latch for \"kdata\[18\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858646 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[19\] KeyDevices.v(23) " "Inferred latch for \"kdata\[19\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858647 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[20\] KeyDevices.v(23) " "Inferred latch for \"kdata\[20\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858647 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[21\] KeyDevices.v(23) " "Inferred latch for \"kdata\[21\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858647 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[22\] KeyDevices.v(23) " "Inferred latch for \"kdata\[22\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858647 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[23\] KeyDevices.v(23) " "Inferred latch for \"kdata\[23\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858648 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[24\] KeyDevices.v(23) " "Inferred latch for \"kdata\[24\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858648 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[25\] KeyDevices.v(23) " "Inferred latch for \"kdata\[25\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858648 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[26\] KeyDevices.v(23) " "Inferred latch for \"kdata\[26\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858648 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[27\] KeyDevices.v(23) " "Inferred latch for \"kdata\[27\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858648 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[28\] KeyDevices.v(23) " "Inferred latch for \"kdata\[28\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858649 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[29\] KeyDevices.v(23) " "Inferred latch for \"kdata\[29\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858649 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[30\] KeyDevices.v(23) " "Inferred latch for \"kdata\[30\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858649 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[31\] KeyDevices.v(23) " "Inferred latch for \"kdata\[31\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858649 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDandHEXDevices IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut " "Elaborating entity \"LEDandHEXDevices\" for hierarchy \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\"" {  } { { "Project4.v" "opticalOut" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858682 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rledr LEDandHEXDevices.v(23) " "Verilog HDL Always Construct warning at LEDandHEXDevices.v(23): inferring latch(es) for variable \"rledr\", which holds its previous value in one or more paths through the always construct" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415904858687 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rledg LEDandHEXDevices.v(23) " "Verilog HDL Always Construct warning at LEDandHEXDevices.v(23): inferring latch(es) for variable \"rledg\", which holds its previous value in one or more paths through the always construct" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415904858687 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rhex LEDandHEXDevices.v(23) " "Verilog HDL Always Construct warning at LEDandHEXDevices.v(23): inferring latch(es) for variable \"rhex\", which holds its previous value in one or more paths through the always construct" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415904858687 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dBus LEDandHEXDevices.v(23) " "Verilog HDL Always Construct warning at LEDandHEXDevices.v(23): inferring latch(es) for variable \"dBus\", which holds its previous value in one or more paths through the always construct" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415904858687 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LEDandHEXDevices.v(56) " "Verilog HDL assignment warning at LEDandHEXDevices.v(56): truncated value with size 32 to match size of target (10)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415904858688 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LEDandHEXDevices.v(57) " "Verilog HDL assignment warning at LEDandHEXDevices.v(57): truncated value with size 32 to match size of target (8)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415904858688 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 LEDandHEXDevices.v(12) " "Output port \"hex0\" at LEDandHEXDevices.v(12) has no driver" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415904858688 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 LEDandHEXDevices.v(13) " "Output port \"hex1\" at LEDandHEXDevices.v(13) has no driver" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415904858688 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 LEDandHEXDevices.v(14) " "Output port \"hex2\" at LEDandHEXDevices.v(14) has no driver" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415904858688 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 LEDandHEXDevices.v(15) " "Output port \"hex3\" at LEDandHEXDevices.v(15) has no driver" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415904858688 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[0\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[0\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858688 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[1\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[1\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858689 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[2\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[2\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858689 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[3\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[3\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858689 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[4\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[4\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858689 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[5\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[5\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858689 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[6\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[6\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858689 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[7\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[7\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858689 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[8\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[8\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858689 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[9\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[9\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858689 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[10\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[10\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858690 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[11\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[11\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858690 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[12\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[12\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858690 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[13\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[13\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858690 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[14\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[14\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858690 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[15\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[15\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858690 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[16\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[16\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858690 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[17\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[17\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858690 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[18\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[18\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858690 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[19\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[19\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858691 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[20\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[20\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858691 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[21\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[21\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858691 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[22\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[22\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858691 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[23\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[23\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858691 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[24\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[24\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858691 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[25\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[25\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858691 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[26\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[26\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858691 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[27\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[27\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858691 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[28\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[28\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858692 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[29\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[29\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858692 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[30\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[30\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858692 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[31\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[31\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858692 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[0\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[0\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858692 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[1\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[1\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858692 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[2\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[2\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858692 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[3\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[3\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858692 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[4\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[4\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858692 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[5\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[5\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858693 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[6\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[6\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858693 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[7\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[7\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858693 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[8\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[8\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858693 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[9\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[9\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858693 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[10\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[10\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858693 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[11\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[11\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858693 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[12\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[12\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858693 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[13\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[13\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858693 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[14\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[14\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858694 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[15\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[15\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858694 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[16\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[16\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858694 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[17\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[17\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858694 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[18\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[18\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858694 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[19\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[19\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858694 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[20\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[20\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858694 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[21\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[21\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858694 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[22\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[22\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858694 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[23\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[23\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858695 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[24\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[24\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858695 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[25\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[25\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858695 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[26\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[26\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858695 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[27\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[27\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858695 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[28\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[28\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858695 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[29\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[29\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858695 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[30\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[30\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858695 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[31\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[31\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858695 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[0\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[0\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858696 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[1\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[1\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858696 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[2\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[2\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858696 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[3\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[3\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858696 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[4\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[4\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858696 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[5\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[5\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858696 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[6\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[6\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858696 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[7\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[7\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858696 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[8\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[8\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858696 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[9\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[9\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858697 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[10\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[10\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858697 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[11\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[11\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858697 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[12\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[12\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858697 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[13\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[13\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858697 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[14\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[14\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858697 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[15\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[15\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858697 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[16\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[16\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858697 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[17\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[17\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858698 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[18\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[18\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858698 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[19\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[19\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858698 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[20\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[20\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858698 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[21\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[21\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858698 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[22\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[22\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858698 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[23\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[23\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858698 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[24\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[24\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858698 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[25\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[25\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858698 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[26\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[26\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858699 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[27\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[27\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858699 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[28\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[28\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858699 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[29\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[29\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858699 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[30\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[30\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858699 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[31\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[31\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858699 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[0\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[0\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858699 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[1\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[1\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858699 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[2\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[2\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858699 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[3\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[3\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858700 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[4\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[4\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858700 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[5\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[5\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858700 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[6\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[6\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858700 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[7\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[7\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858700 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[8\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[8\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858700 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[9\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[9\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858700 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[10\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[10\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858700 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[11\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[11\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858700 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[12\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[12\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858701 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[13\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[13\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858701 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[14\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[14\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858701 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[15\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[15\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858701 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[16\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[16\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858701 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[17\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[17\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858701 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[18\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[18\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858701 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[19\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[19\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858701 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[20\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[20\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858701 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[21\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[21\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858702 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[22\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[22\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858702 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[23\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[23\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858702 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[24\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[24\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858702 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[25\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[25\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858702 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[26\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[26\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858702 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[27\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[27\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858702 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[28\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[28\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858702 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[29\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[29\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858702 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[30\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[30\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858703 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[31\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[31\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415904858703 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|SevenSeg:hex0Converter " "Elaborating entity \"SevenSeg\" for hierarchy \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|SevenSeg:hex0Converter\"" {  } { { "LEDandHEXDevices.v" "hex0Converter" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415904858710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[0\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[0\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[2\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[2\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[3\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[3\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[4\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[4\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[5\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[5\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[6\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[6\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[7\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[7\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[8\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[8\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[9\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[9\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[1\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rhex\[1\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[0\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[0\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[1\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[1\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[2\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[2\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[3\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[3\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[4\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[4\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[5\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[5\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[6\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[6\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[7\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[7\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[0\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[0\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[1\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[1\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[2\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[2\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[3\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[3\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[4\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[4\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[5\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[5\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[6\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[6\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[7\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[7\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[8\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[8\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[9\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[9\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[8\] " "LATCH primitive \"IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[8\]\" is permanently disabled" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415904859105 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1415904859727 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415904859775 "|Project4|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1415904859775 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Debug.map.smsg " "Generated suppressed messages file C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Debug.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1415904860118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415904860558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860558 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904860989 "|Project4|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1415904860989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415904860993 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415904860993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415904860993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415904861083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 13:54:21 2014 " "Processing ended: Thu Nov 13 13:54:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415904861083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415904861083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415904861083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415904861083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415904864020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415904864022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 13:54:22 2014 " "Processing started: Thu Nov 13 13:54:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415904864022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1415904864022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project4 -c Debug " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project4 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1415904864023 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1415904864619 ""}
{ "Info" "0" "" "Project  = Project4" {  } {  } 0 0 "Project  = Project4" 0 0 "Fitter" 0 0 1415904864620 ""}
{ "Info" "0" "" "Revision = Debug" {  } {  } 0 0 "Revision = Debug" 0 0 "Fitter" 0 0 1415904864620 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1415904864869 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Debug EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Debug\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1415904864889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415904864971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415904864971 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1415904865650 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1415904865686 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415904866912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415904866912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415904866912 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1415904866912 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415904866916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415904866916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415904866916 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1415904866916 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415904867353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Timing.sdc 1 CLOCK_50 port " "Ignored filter at Timing.sdc(1): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415904867358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Timing.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at Timing.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"Clock10\" -period 100.000ns \[get_ports \{CLOCK_50\}\] " "create_clock -name \"Clock10\" -period 100.000ns \[get_ports \{CLOCK_50\}\]" {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415904867361 ""}  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415904867361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Timing.sdc 5 Clock10 clock " "Ignored filter at Timing.sdc(5): Clock10 could not be matched with a clock" {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415904867362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 5 Argument <targets> is an empty collection " "Ignored set_input_delay at Timing.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"Clock10\" -max -100ns \[all_inputs\]  " "set_input_delay -clock \"Clock10\" -max -100ns \[all_inputs\] " {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415904867363 ""}  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415904867363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 5 Argument -clock is not an object ID " "Ignored set_input_delay at Timing.sdc(5): Argument -clock is not an object ID" {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415904867363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 6 Argument <targets> is an empty collection " "Ignored set_input_delay at Timing.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"Clock10\" -min 0ns \[all_inputs\]  " "set_input_delay -clock \"Clock10\" -min 0ns \[all_inputs\] " {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415904867364 ""}  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415904867364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 6 Argument -clock is not an object ID " "Ignored set_input_delay at Timing.sdc(6): Argument -clock is not an object ID" {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415904867364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Timing.sdc 8 Argument -clock is not an object ID " "Ignored set_output_delay at Timing.sdc(8): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"Clock10\" -max -100ns \[all_outputs\]  " "set_output_delay -clock \"Clock10\" -max -100ns \[all_outputs\] " {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415904867364 ""}  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415904867364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Timing.sdc 9 Argument -clock is not an object ID " "Ignored set_output_delay at Timing.sdc(9): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"Clock10\" -min 0ns \[all_outputs\]  " "set_output_delay -clock \"Clock10\" -min 0ns \[all_outputs\] " {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415904867365 ""}  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415904867365 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1415904867368 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1415904867369 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1415904867370 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1415904867372 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1415904867372 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1415904867386 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1415904867386 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1415904867392 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415904867393 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415904867394 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415904867396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415904867397 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1415904867398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1415904867398 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1415904867399 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1415904867401 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1415904867402 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1415904867402 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[0\] " "Ignored I/O standard assignment to node \"CLOCK_24\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[1\] " "Ignored I/O standard assignment to node \"CLOCK_24\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_27\[1\] " "Ignored I/O standard assignment to node \"CLOCK_27\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Ignored I/O standard assignment to node \"TCK\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Ignored I/O standard assignment to node \"TCS\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Ignored I/O standard assignment to node \"TDI\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Ignored I/O standard assignment to node \"TDO\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415904867491 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1415904867491 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[0\] " "Node \"CLOCK_27\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415904867507 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1415904867507 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415904867538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1415904869678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415904869775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1415904869796 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1415904869920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415904869920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1415904870049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1415904871023 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1415904871023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415904871158 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1415904871178 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415904871183 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415904871186 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1415904871186 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415904871397 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415904871415 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415904871570 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415904872017 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1415904872156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Debug.fit.smsg " "Generated suppressed messages file C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Debug.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1415904872416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 340 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 340 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415904872769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 13:54:32 2014 " "Processing ended: Thu Nov 13 13:54:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415904872769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415904872769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415904872769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1415904872769 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1415904875102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415904875103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 13:54:34 2014 " "Processing started: Thu Nov 13 13:54:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415904875103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1415904875103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project4 -c Debug " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project4 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1415904875104 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1415904877457 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1415904877534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415904878775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 13:54:38 2014 " "Processing ended: Thu Nov 13 13:54:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415904878775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415904878775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415904878775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1415904878775 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1415904879456 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1415904881682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415904881685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 13:54:40 2014 " "Processing started: Thu Nov 13 13:54:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415904881685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415904881685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project4 -c Debug " "Command: quartus_sta Project4 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415904881685 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1415904882303 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415904883037 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415904883137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415904883137 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415904883364 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Timing.sdc 1 CLOCK_50 port " "Ignored filter at Timing.sdc(1): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415904883369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Timing.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at Timing.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"Clock10\" -period 100.000ns \[get_ports \{CLOCK_50\}\] " "create_clock -name \"Clock10\" -period 100.000ns \[get_ports \{CLOCK_50\}\]" {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415904883372 ""}  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415904883372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Timing.sdc 5 Clock10 clock " "Ignored filter at Timing.sdc(5): Clock10 could not be matched with a clock" {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415904883373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 5 Argument <targets> is an empty collection " "Ignored set_input_delay at Timing.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"Clock10\" -max -100ns \[all_inputs\]  " "set_input_delay -clock \"Clock10\" -max -100ns \[all_inputs\] " {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415904883374 ""}  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415904883374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 5 Argument -clock is not an object ID " "Ignored set_input_delay at Timing.sdc(5): Argument -clock is not an object ID" {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415904883374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 6 Argument <targets> is an empty collection " "Ignored set_input_delay at Timing.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"Clock10\" -min 0ns \[all_inputs\]  " "set_input_delay -clock \"Clock10\" -min 0ns \[all_inputs\] " {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415904883375 ""}  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415904883375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 6 Argument -clock is not an object ID " "Ignored set_input_delay at Timing.sdc(6): Argument -clock is not an object ID" {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415904883375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Timing.sdc 8 Argument -clock is not an object ID " "Ignored set_output_delay at Timing.sdc(8): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"Clock10\" -max -100ns \[all_outputs\]  " "set_output_delay -clock \"Clock10\" -max -100ns \[all_outputs\] " {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415904883375 ""}  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415904883375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Timing.sdc 9 Argument -clock is not an object ID " "Ignored set_output_delay at Timing.sdc(9): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"Clock10\" -min 0ns \[all_outputs\]  " "set_output_delay -clock \"Clock10\" -min 0ns \[all_outputs\] " {  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415904883377 ""}  } { { "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Timing.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415904883377 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1415904883385 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1415904883387 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1415904883387 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1415904883392 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1415904883413 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1415904883419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415904883421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415904883433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415904883438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415904883442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415904883447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415904883466 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1415904883480 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1415904883482 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1415904883497 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1415904883497 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1415904883497 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415904883502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415904883505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415904883509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415904883513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415904883516 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1415904883525 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415904883559 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415904883559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415904883674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 13:54:43 2014 " "Processing ended: Thu Nov 13 13:54:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415904883674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415904883674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415904883674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415904883674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415904885753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415904885754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 13:54:45 2014 " "Processing started: Thu Nov 13 13:54:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415904885754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415904885754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project4 -c Debug " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project4 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415904885754 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Debug.vo C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/simulation/modelsim/ simulation " "Generated file Debug.vo in folder \"C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1415904886752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415904886841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 13:54:46 2014 " "Processing ended: Thu Nov 13 13:54:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415904886841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415904886841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415904886841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415904886841 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 464 s " "Quartus II Full Compilation was successful. 0 errors, 464 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415904887560 ""}
