// =============================================================================
// system_top.sv  —  Auto-sequencing SoC top for the convolution accelerator
// =============================================================================
//
//  Two build modes (CR cross-cutting: keep the plain-GEMM bypass alive):
//
//   USE_BRAM_PATH = 0 (default)  — LEGACY path, original FSM + shift-reg
//       datapath. Sequence: IDLE→LOADW→WPULSE→STREAM→COMPUTE→DONE. Unchanged;
//       keeps tb_system_top green and is the regression reference.
//
//   USE_BRAM_PATH = 1            — CR-1/2/4/5 datapath. The weight tile is
//       preloaded into BRAM and promoted via a 1-cycle shadow swap (CR-2,
//       LOADW/WPULSE retired). Sequence:
//         IDLE → WPRELOAD → WREAD → WSWAP → AWRITE → ASTREAM → COMPUTE
//             → DRAIN → DONE
//       Activations are staged in BRAM then streamed into the DSP array; results
//       pass through requant/activation (vector_unit) into the output BRAM, then
//       drain. im2col_engine is instantiated as the conv front-end (cfg_kernel>1);
//       a 1×1/GEMM-direct bypass keeps bring-up simple.
//
//  ⚠ The USE_BRAM_PATH=1 controller is a structural reference: end-to-end
//    sequencing/timing (esp. BRAM-latency skew alignment and im2col geometry)
//    must be signed off with the CR §7 directed/integration sims.
// =============================================================================

`timescale 1ns/1ps

module system_top #(
    // Default 32 keeps the legacy bypass + tb_system_top intact. The NEW build
    // (CR-4 decision: 16×16, keep skew, ~256 DSP) is instantiated with
    //   system_top #(.ARRAY_SIZE(16), .USE_BRAM_PATH(1)) ...
    parameter integer ARRAY_SIZE    = 32,
    parameter integer DATA_WIDTH    = 8,
    parameter integer ADDR_WIDTH    = 64,
    parameter integer AXI_DATA_W    = 32,
    parameter integer ACCUM_WIDTH   = 32,
    parameter integer USE_BRAM_PATH = 0,    // 0=legacy bypass, 1=new BRAM/DSP path
    parameter integer ACT_DEPTH     = 512,
    parameter integer OUT_DEPTH     = 1024,
    parameter integer ACT_AW        = $clog2(ACT_DEPTH),
    parameter integer OUT_AW        = $clog2(OUT_DEPTH),
    parameter integer ROW_W         = ARRAY_SIZE*DATA_WIDTH
)(
    input  wire                          clk,
    input  wire                          rst_n,

    // ── AXI4-Lite configuration interface ────────────────────────────────────
    input  wire                          s_awvalid,
    output wire                          s_awready,
    input  wire [ADDR_WIDTH-1:0]         s_awaddr,
    input  wire                          s_wvalid,
    output wire                          s_wready,
    input  wire [AXI_DATA_W-1:0]         s_wdata,
    input  wire [AXI_DATA_W/8-1:0]       s_wstrb,
    output wire                          s_bvalid,
    input  wire                          s_bready,
    output wire [1:0]                    s_bresp,
    input  wire                          s_arvalid,
    output wire                          s_arready,
    input  wire [ADDR_WIDTH-1:0]         s_araddr,
    output wire                          s_rvalid,
    input  wire                          s_rready,
    output wire [AXI_DATA_W-1:0]         s_rdata,
    output wire [1:0]                    s_rresp,

    // ── Streaming data input (no DMA in the DV set) ──────────────────────────
    input  wire signed [DATA_WIDTH-1:0]  input_data [0:ARRAY_SIZE-1],

    // ── Results / observability ──────────────────────────────────────────────
    output wire signed [ARRAY_SIZE*ACCUM_WIDTH-1:0] output_data,
    output wire [31:0]                   perf_cycles,
    output wire                          perf_valid,
    output wire [ARRAY_SIZE-1:0]         result_valid,

    // ── New-path INT8 result drain (USE_BRAM_PATH=1) ─────────────────────────
    output wire signed [DATA_WIDTH-1:0]  out_vec [0:ARRAY_SIZE-1],
    output wire                          out_rd_valid,

    // ── Phase strobes for the external data source to follow ─────────────────
    output wire                          loading_weights,
    output wire                          streaming_acts,
    output wire                          sys_busy,
    output wire                          sys_done,

    // ── Configuration registers exposed for a future DMA front-end ───────────
    output wire [31:0]                   src_addr,
    output wire [31:0]                   dst_addr,
    output wire [31:0]                   weight_addr
);

    // =========================================================================
    // AXI register file
    // =========================================================================
    wire        start_pulse;
    wire        soft_reset;
    wire [15:0] img_rows;
    wire [15:0] img_cols;
    wire [3:0]  cfg_kernel, cfg_stride, cfg_pad;
    wire [15:0] cfg_cin, cfg_cout;
    wire [15:0] cfg_requant_mult;
    wire [4:0]  cfg_requant_shift;
    wire [1:0]  cfg_act_type;
    wire [31:0] bias_addr;

    // Status to AXI STATUS register — driven by whichever control path is active
    wire        busy_top;
    wire        done_top;
    wire [3:0]  fsm_top;

    axi4_lite_slave #(
        .ADDR_WIDTH(ADDR_WIDTH),
        .DATA_WIDTH(AXI_DATA_W)
    ) u_axi (
        .clk(clk), .rst_n(rst_n),
        .s_awvalid(s_awvalid), .s_awready(s_awready), .s_awaddr(s_awaddr),
        .s_wvalid(s_wvalid), .s_wready(s_wready), .s_wdata(s_wdata), .s_wstrb(s_wstrb),
        .s_bvalid(s_bvalid), .s_bready(s_bready), .s_bresp(s_bresp),
        .s_arvalid(s_arvalid), .s_arready(s_arready), .s_araddr(s_araddr),
        .s_rvalid(s_rvalid), .s_rready(s_rready), .s_rdata(s_rdata), .s_rresp(s_rresp),
        .start_pulse(start_pulse), .soft_reset(soft_reset),
        .src_addr(src_addr), .dst_addr(dst_addr),
        .img_rows(img_rows), .img_cols(img_cols), .weight_addr(weight_addr),
        .cfg_kernel(cfg_kernel), .cfg_stride(cfg_stride), .cfg_pad(cfg_pad),
        .cfg_cin(cfg_cin), .cfg_cout(cfg_cout),
        .cfg_requant_mult(cfg_requant_mult), .cfg_requant_shift(cfg_requant_shift),
        .cfg_act_type(cfg_act_type), .bias_addr(bias_addr),
        .busy(busy_top), .done(done_top), .error(1'b0), .fsm_state(fsm_top)
    );

    wire [15:0] num_acts = (img_rows != 16'd0) ? img_rows : ARRAY_SIZE[15:0];
    wire        accel_rst_n = rst_n & ~soft_reset;

    generate
    // =========================================================================
    if (USE_BRAM_PATH == 0) begin : g_legacy_top
    // ── LEGACY control FSM (original) ────────────────────────────────────────
        localparam [3:0] S_IDLE=4'd0, S_LOADW=4'd1, S_WPULSE=4'd2,
                         S_STREAM=4'd3, S_COMPUTE=4'd4, S_DONE=4'd5;
        reg [3:0]  state;
        reg [15:0] wcnt, acnt;

        always @(posedge clk or negedge rst_n) begin
            if (!rst_n) begin
                state <= S_IDLE; wcnt <= 0; acnt <= 0;
            end else if (soft_reset) begin
                state <= S_IDLE; wcnt <= 0; acnt <= 0;
            end else begin
                case (state)
                    S_IDLE:   begin wcnt<=0; acnt<=0; if (start_pulse) state<=S_LOADW; end
                    S_LOADW:  if (wcnt==ARRAY_SIZE-1) begin wcnt<=0; state<=S_WPULSE; end
                              else wcnt<=wcnt+1;
                    S_WPULSE: state<=S_STREAM;
                    S_STREAM: if (acnt==num_acts-1) begin acnt<=0; state<=S_COMPUTE; end
                              else acnt<=acnt+1;
                    S_COMPUTE:if (perf_valid) state<=S_DONE;
                    S_DONE:   ;
                    default:  state<=S_IDLE;
                endcase
            end
        end

        reg busy_r, done_r; reg [3:0] fsm_state_r;
        always @(posedge clk or negedge rst_n) begin
            if (!rst_n) begin busy_r<=0; done_r<=0; fsm_state_r<=0; end
            else begin
                busy_r      <= (state!=S_IDLE)&&(state!=S_DONE);
                done_r      <= (state==S_DONE);
                fsm_state_r <= state;
            end
        end

        wire en_buf_b = (state==S_LOADW);
        wire w_load   = (state==S_WPULSE);
        wire en_buf_a = (state==S_STREAM);
        wire en_array = (state==S_STREAM);

        assign loading_weights = en_buf_b;
        assign streaming_acts  = en_array;
        assign busy_top        = busy_r;
        assign done_top        = done_r;
        assign fsm_top         = fsm_state_r;
        assign sys_busy        = busy_r;
        assign sys_done        = done_r;

        wire signed [ACCUM_WIDTH-1:0] zbias [0:ARRAY_SIZE-1];
        genvar zb;
        for (zb = 0; zb < ARRAY_SIZE; zb = zb + 1) begin : g_zbias
            assign zbias[zb] = '0;
        end

        accelerator #(
            .ARRAY_SIZE(ARRAY_SIZE), .DATA_WIDTH(DATA_WIDTH),
            .ACCUM_WIDTH(ACCUM_WIDTH), .USE_BRAM_PATH(0)
        ) u_accel (
            .clk(clk), .rst_n(accel_rst_n), .en(en_array),
            .input_data(input_data), .output_data(output_data),
            .systolic_input_select_A(1'b0),
            .en_input_buffer_A(en_buf_a), .en_input_buffer_B(en_buf_b),
            .weight_load(w_load),
            .perf_valid(perf_valid), .perf_cycles(perf_cycles), .result_valid(result_valid),
            // new-path ports unused
            .act_wr_en(1'b0), .act_wr_buf(1'b0), .act_wr_bank('0), .act_wr_addr('0), .act_wr_data('0),
            .act_rd_en(1'b0), .act_rd_buf(1'b0), .act_rd_addr('0),
            .wt_wr_en(1'b0), .wt_wr_buf(1'b0), .wt_wr_row('0), .wt_wr_row_data('0),
            .wt_rd_en(1'b0), .wt_rd_buf(1'b0), .weight_swap(1'b0),
            .vu_bias(zbias), .vu_requant_mult('0), .vu_requant_shift('0), .vu_act_type('0),
            .out_wr_buf(1'b0), .out_rd_en(1'b0), .out_rd_buf(1'b0), .out_rd_addr('0),
            .out_vec(out_vec), .out_rd_valid(out_rd_valid), .out_wr_en()
        );

    end else begin : g_bram_top
    // ── NEW BRAM/DSP path: standalone Control Unit drives the accelerator ─────
        localparam integer BANK_W = $clog2(ARRAY_SIZE);

        // Control Unit outputs
        wire                cu_busy, cu_done;
        wire [3:0]          cu_fsm;
        wire                cu_wt_wr_en, cu_wt_wr_buf, cu_wt_rd_en, cu_wt_rd_buf, cu_weight_swap;
        wire [BANK_W-1:0]   cu_wt_wr_row;
        wire                cu_act_wr_en, cu_act_wr_buf, cu_act_rd_en, cu_act_rd_buf;
        wire [BANK_W-1:0]   cu_act_wr_bank;
        wire [ACT_AW-1:0]   cu_act_wr_addr, cu_act_rd_addr;
        wire                cu_out_rd_en, cu_out_wr_buf;
        wire [OUT_AW-1:0]   cu_out_rd_addr;

        control_unit #(
            .ARRAY_SIZE(ARRAY_SIZE), .ACT_DEPTH(ACT_DEPTH), .OUT_DEPTH(OUT_DEPTH)
        ) u_cu (
            .clk(clk), .rst_n(rst_n),
            .start_pulse(start_pulse), .soft_reset(soft_reset),
            .perf_valid(perf_valid), .num_acts(num_acts),
            .busy(cu_busy), .done(cu_done), .fsm_state(cu_fsm),
            .loading_weights(loading_weights), .streaming_acts(streaming_acts),
            .wt_wr_en(cu_wt_wr_en), .wt_wr_row(cu_wt_wr_row), .wt_wr_buf(cu_wt_wr_buf),
            .wt_rd_en(cu_wt_rd_en), .wt_rd_buf(cu_wt_rd_buf), .weight_swap(cu_weight_swap),
            .act_wr_en(cu_act_wr_en), .act_wr_bank(cu_act_wr_bank), .act_wr_addr(cu_act_wr_addr),
            .act_wr_buf(cu_act_wr_buf),
            .act_rd_en(cu_act_rd_en), .act_rd_addr(cu_act_rd_addr), .act_rd_buf(cu_act_rd_buf),
            .out_rd_en(cu_out_rd_en), .out_rd_addr(cu_out_rd_addr), .out_wr_buf(cu_out_wr_buf)
        );

        assign busy_top = cu_busy;
        assign done_top = cu_done;
        assign fsm_top  = cu_fsm;
        assign sys_busy = cu_busy;
        assign sys_done = cu_done;

        // Data muxing the Control Unit does not own:
        //  - weight row word packed from the current input_data vector
        //  - activation byte selected by the CU's bank counter
        wire [ROW_W-1:0] row_pack;
        genvar p;
        for (p = 0; p < ARRAY_SIZE; p = p + 1) begin : g_pack
            assign row_pack[p*DATA_WIDTH +: DATA_WIDTH] = input_data[p];
        end

        // Requant params from AXI; per-channel bias table (bias_addr/DMA) is a
        // future extension — bias tied to 0 here.
        wire signed [ACCUM_WIDTH-1:0] vu_bias_w [0:ARRAY_SIZE-1];
        genvar bz;
        for (bz = 0; bz < ARRAY_SIZE; bz = bz + 1) begin : g_bias0
            assign vu_bias_w[bz] = '0;
        end

        accelerator #(
            .ARRAY_SIZE(ARRAY_SIZE), .DATA_WIDTH(DATA_WIDTH),
            .ACCUM_WIDTH(ACCUM_WIDTH), .USE_BRAM_PATH(1),
            .ACT_DEPTH(ACT_DEPTH), .OUT_DEPTH(OUT_DEPTH)
        ) u_accel (
            .clk(clk), .rst_n(accel_rst_n), .en(1'b0),
            .input_data(input_data), .output_data(output_data),
            .systolic_input_select_A(1'b0),
            .en_input_buffer_A(1'b0), .en_input_buffer_B(1'b0), .weight_load(1'b0),
            .perf_valid(perf_valid), .perf_cycles(perf_cycles), .result_valid(result_valid),
            // activation BRAM
            .act_wr_en(cu_act_wr_en), .act_wr_buf(cu_act_wr_buf), .act_wr_bank(cu_act_wr_bank),
            .act_wr_addr(cu_act_wr_addr), .act_wr_data(input_data[cu_act_wr_bank]),
            .act_rd_en(cu_act_rd_en), .act_rd_buf(cu_act_rd_buf), .act_rd_addr(cu_act_rd_addr),
            // weight BRAM
            .wt_wr_en(cu_wt_wr_en), .wt_wr_buf(cu_wt_wr_buf), .wt_wr_row(cu_wt_wr_row),
            .wt_wr_row_data(row_pack),
            .wt_rd_en(cu_wt_rd_en), .wt_rd_buf(cu_wt_rd_buf), .weight_swap(cu_weight_swap),
            // requant / activation
            .vu_bias(vu_bias_w), .vu_requant_mult(cfg_requant_mult),
            .vu_requant_shift(cfg_requant_shift), .vu_act_type(cfg_act_type),
            // output BRAM
            .out_wr_buf(cu_out_wr_buf), .out_rd_en(cu_out_rd_en), .out_rd_buf(cu_out_wr_buf),
            .out_rd_addr(cu_out_rd_addr),
            .out_vec(out_vec), .out_rd_valid(out_rd_valid), .out_wr_en()
        );

    end
    endgenerate

endmodule
