/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_leap_l2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 4/14/11 11:51a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Apr 14 10:09:24 2011
 *                 MD5 Checksum         b0ba84764310f22a148b48dae3bcde09
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3128/rdb/b0/bchp_leap_l2.h $
 * 
 * Hydra_Software_Devel/1   4/14/11 11:51a farshidf
 * SW3128-5: add 3128 RDb for b0
 *
 ***************************************************************************/

#ifndef BCHP_LEAP_L2_H__
#define BCHP_LEAP_L2_H__

/***************************************************************************
 *LEAP_L2 - L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_LEAP_L2_CPU_STATUS                  0x00080200 /* CPU interrupt Status Register */
#define BCHP_LEAP_L2_CPU_SET                     0x00080204 /* CPU interrupt Set Register */
#define BCHP_LEAP_L2_CPU_CLEAR                   0x00080208 /* CPU interrupt Clear Register */
#define BCHP_LEAP_L2_CPU_MASK_STATUS             0x0008020c /* CPU interrupt Mask Status Register */
#define BCHP_LEAP_L2_CPU_MASK_SET                0x00080210 /* CPU interrupt Mask Set Register */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR              0x00080214 /* CPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_STATUS :: SW_INTR [31:24] */
#define BCHP_LEAP_L2_CPU_STATUS_SW_INTR_MASK                       0xff000000
#define BCHP_LEAP_L2_CPU_STATUS_SW_INTR_SHIFT                      24
#define BCHP_LEAP_L2_CPU_STATUS_SW_INTR_DEFAULT                    0

/* LEAP_L2 :: CPU_STATUS :: RBUS_BCAST_INTR [23:23] */
#define BCHP_LEAP_L2_CPU_STATUS_RBUS_BCAST_INTR_MASK               0x00800000
#define BCHP_LEAP_L2_CPU_STATUS_RBUS_BCAST_INTR_SHIFT              23
#define BCHP_LEAP_L2_CPU_STATUS_RBUS_BCAST_INTR_DEFAULT            0

/* LEAP_L2 :: CPU_STATUS :: A2R_BAD_SIZE_INTR [22:22] */
#define BCHP_LEAP_L2_CPU_STATUS_A2R_BAD_SIZE_INTR_MASK             0x00400000
#define BCHP_LEAP_L2_CPU_STATUS_A2R_BAD_SIZE_INTR_SHIFT            22
#define BCHP_LEAP_L2_CPU_STATUS_A2R_BAD_SIZE_INTR_DEFAULT          0

/* LEAP_L2 :: CPU_STATUS :: A2R_TIMEOUT_INTR [21:21] */
#define BCHP_LEAP_L2_CPU_STATUS_A2R_TIMEOUT_INTR_MASK              0x00200000
#define BCHP_LEAP_L2_CPU_STATUS_A2R_TIMEOUT_INTR_SHIFT             21
#define BCHP_LEAP_L2_CPU_STATUS_A2R_TIMEOUT_INTR_DEFAULT           0

/* LEAP_L2 :: CPU_STATUS :: DOWNLOAD_INTR [20:20] */
#define BCHP_LEAP_L2_CPU_STATUS_DOWNLOAD_INTR_MASK                 0x00100000
#define BCHP_LEAP_L2_CPU_STATUS_DOWNLOAD_INTR_SHIFT                20
#define BCHP_LEAP_L2_CPU_STATUS_DOWNLOAD_INTR_DEFAULT              0

/* LEAP_L2 :: CPU_STATUS :: MBB_INTR [19:19] */
#define BCHP_LEAP_L2_CPU_STATUS_MBB_INTR_MASK                      0x00080000
#define BCHP_LEAP_L2_CPU_STATUS_MBB_INTR_SHIFT                     19
#define BCHP_LEAP_L2_CPU_STATUS_MBB_INTR_DEFAULT                   0

/* LEAP_L2 :: CPU_STATUS :: UART_MS_INTR [18:18] */
#define BCHP_LEAP_L2_CPU_STATUS_UART_MS_INTR_MASK                  0x00040000
#define BCHP_LEAP_L2_CPU_STATUS_UART_MS_INTR_SHIFT                 18
#define BCHP_LEAP_L2_CPU_STATUS_UART_MS_INTR_DEFAULT               0

/* LEAP_L2 :: CPU_STATUS :: UART_RX_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_STATUS_UART_RX_INTR_MASK                  0x00020000
#define BCHP_LEAP_L2_CPU_STATUS_UART_RX_INTR_SHIFT                 17
#define BCHP_LEAP_L2_CPU_STATUS_UART_RX_INTR_DEFAULT               0

/* LEAP_L2 :: CPU_STATUS :: UART_TX_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_STATUS_UART_TX_INTR_MASK                  0x00010000
#define BCHP_LEAP_L2_CPU_STATUS_UART_TX_INTR_SHIFT                 16
#define BCHP_LEAP_L2_CPU_STATUS_UART_TX_INTR_DEFAULT               0

/* LEAP_L2 :: CPU_STATUS :: UART_RT_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_STATUS_UART_RT_INTR_MASK                  0x00008000
#define BCHP_LEAP_L2_CPU_STATUS_UART_RT_INTR_SHIFT                 15
#define BCHP_LEAP_L2_CPU_STATUS_UART_RT_INTR_DEFAULT               0

/* LEAP_L2 :: CPU_STATUS :: UART_ERR_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_STATUS_UART_ERR_INTR_MASK                 0x00004000
#define BCHP_LEAP_L2_CPU_STATUS_UART_ERR_INTR_SHIFT                14
#define BCHP_LEAP_L2_CPU_STATUS_UART_ERR_INTR_DEFAULT              0

/* LEAP_L2 :: CPU_STATUS :: UART_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_STATUS_UART_INTR_MASK                     0x00002000
#define BCHP_LEAP_L2_CPU_STATUS_UART_INTR_SHIFT                    13
#define BCHP_LEAP_L2_CPU_STATUS_UART_INTR_DEFAULT                  0

/* LEAP_L2 :: CPU_STATUS :: reserved0 [12:10] */
#define BCHP_LEAP_L2_CPU_STATUS_reserved0_MASK                     0x00001c00
#define BCHP_LEAP_L2_CPU_STATUS_reserved0_SHIFT                    10

/* LEAP_L2 :: CPU_STATUS :: HOST_CLEARED_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_STATUS_HOST_CLEARED_INTR_MASK             0x00000200
#define BCHP_LEAP_L2_CPU_STATUS_HOST_CLEARED_INTR_SHIFT            9
#define BCHP_LEAP_L2_CPU_STATUS_HOST_CLEARED_INTR_DEFAULT          0

/* LEAP_L2 :: CPU_STATUS :: HAB_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_STATUS_HAB_INTR_MASK                      0x00000100
#define BCHP_LEAP_L2_CPU_STATUS_HAB_INTR_SHIFT                     8
#define BCHP_LEAP_L2_CPU_STATUS_HAB_INTR_DEFAULT                   0

/* LEAP_L2 :: CPU_STATUS :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER7_INTR_MASK                   0x00000080
#define BCHP_LEAP_L2_CPU_STATUS_TIMER7_INTR_SHIFT                  7
#define BCHP_LEAP_L2_CPU_STATUS_TIMER7_INTR_DEFAULT                0

/* LEAP_L2 :: CPU_STATUS :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER6_INTR_MASK                   0x00000040
#define BCHP_LEAP_L2_CPU_STATUS_TIMER6_INTR_SHIFT                  6
#define BCHP_LEAP_L2_CPU_STATUS_TIMER6_INTR_DEFAULT                0

/* LEAP_L2 :: CPU_STATUS :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER5_INTR_MASK                   0x00000020
#define BCHP_LEAP_L2_CPU_STATUS_TIMER5_INTR_SHIFT                  5
#define BCHP_LEAP_L2_CPU_STATUS_TIMER5_INTR_DEFAULT                0

/* LEAP_L2 :: CPU_STATUS :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER4_INTR_MASK                   0x00000010
#define BCHP_LEAP_L2_CPU_STATUS_TIMER4_INTR_SHIFT                  4
#define BCHP_LEAP_L2_CPU_STATUS_TIMER4_INTR_DEFAULT                0

/* LEAP_L2 :: CPU_STATUS :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER3_INTR_MASK                   0x00000008
#define BCHP_LEAP_L2_CPU_STATUS_TIMER3_INTR_SHIFT                  3
#define BCHP_LEAP_L2_CPU_STATUS_TIMER3_INTR_DEFAULT                0

/* LEAP_L2 :: CPU_STATUS :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER2_INTR_MASK                   0x00000004
#define BCHP_LEAP_L2_CPU_STATUS_TIMER2_INTR_SHIFT                  2
#define BCHP_LEAP_L2_CPU_STATUS_TIMER2_INTR_DEFAULT                0

/* LEAP_L2 :: CPU_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER1_INTR_MASK                   0x00000002
#define BCHP_LEAP_L2_CPU_STATUS_TIMER1_INTR_SHIFT                  1
#define BCHP_LEAP_L2_CPU_STATUS_TIMER1_INTR_DEFAULT                0

/* LEAP_L2 :: CPU_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER0_INTR_MASK                   0x00000001
#define BCHP_LEAP_L2_CPU_STATUS_TIMER0_INTR_SHIFT                  0
#define BCHP_LEAP_L2_CPU_STATUS_TIMER0_INTR_DEFAULT                0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_SET :: SW_INTR [31:24] */
#define BCHP_LEAP_L2_CPU_SET_SW_INTR_MASK                          0xff000000
#define BCHP_LEAP_L2_CPU_SET_SW_INTR_SHIFT                         24
#define BCHP_LEAP_L2_CPU_SET_SW_INTR_DEFAULT                       0

/* LEAP_L2 :: CPU_SET :: RBUS_BCAST_INTR [23:23] */
#define BCHP_LEAP_L2_CPU_SET_RBUS_BCAST_INTR_MASK                  0x00800000
#define BCHP_LEAP_L2_CPU_SET_RBUS_BCAST_INTR_SHIFT                 23
#define BCHP_LEAP_L2_CPU_SET_RBUS_BCAST_INTR_DEFAULT               0

/* LEAP_L2 :: CPU_SET :: A2R_BAD_SIZE_INTR [22:22] */
#define BCHP_LEAP_L2_CPU_SET_A2R_BAD_SIZE_INTR_MASK                0x00400000
#define BCHP_LEAP_L2_CPU_SET_A2R_BAD_SIZE_INTR_SHIFT               22
#define BCHP_LEAP_L2_CPU_SET_A2R_BAD_SIZE_INTR_DEFAULT             0

/* LEAP_L2 :: CPU_SET :: A2R_TIMEOUT_INTR [21:21] */
#define BCHP_LEAP_L2_CPU_SET_A2R_TIMEOUT_INTR_MASK                 0x00200000
#define BCHP_LEAP_L2_CPU_SET_A2R_TIMEOUT_INTR_SHIFT                21
#define BCHP_LEAP_L2_CPU_SET_A2R_TIMEOUT_INTR_DEFAULT              0

/* LEAP_L2 :: CPU_SET :: DOWNLOAD_INTR [20:20] */
#define BCHP_LEAP_L2_CPU_SET_DOWNLOAD_INTR_MASK                    0x00100000
#define BCHP_LEAP_L2_CPU_SET_DOWNLOAD_INTR_SHIFT                   20
#define BCHP_LEAP_L2_CPU_SET_DOWNLOAD_INTR_DEFAULT                 0

/* LEAP_L2 :: CPU_SET :: MBB_INTR [19:19] */
#define BCHP_LEAP_L2_CPU_SET_MBB_INTR_MASK                         0x00080000
#define BCHP_LEAP_L2_CPU_SET_MBB_INTR_SHIFT                        19
#define BCHP_LEAP_L2_CPU_SET_MBB_INTR_DEFAULT                      0

/* LEAP_L2 :: CPU_SET :: UART_MS_INTR [18:18] */
#define BCHP_LEAP_L2_CPU_SET_UART_MS_INTR_MASK                     0x00040000
#define BCHP_LEAP_L2_CPU_SET_UART_MS_INTR_SHIFT                    18
#define BCHP_LEAP_L2_CPU_SET_UART_MS_INTR_DEFAULT                  0

/* LEAP_L2 :: CPU_SET :: UART_RX_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_SET_UART_RX_INTR_MASK                     0x00020000
#define BCHP_LEAP_L2_CPU_SET_UART_RX_INTR_SHIFT                    17
#define BCHP_LEAP_L2_CPU_SET_UART_RX_INTR_DEFAULT                  0

/* LEAP_L2 :: CPU_SET :: UART_TX_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_SET_UART_TX_INTR_MASK                     0x00010000
#define BCHP_LEAP_L2_CPU_SET_UART_TX_INTR_SHIFT                    16
#define BCHP_LEAP_L2_CPU_SET_UART_TX_INTR_DEFAULT                  0

/* LEAP_L2 :: CPU_SET :: UART_RT_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_SET_UART_RT_INTR_MASK                     0x00008000
#define BCHP_LEAP_L2_CPU_SET_UART_RT_INTR_SHIFT                    15
#define BCHP_LEAP_L2_CPU_SET_UART_RT_INTR_DEFAULT                  0

/* LEAP_L2 :: CPU_SET :: UART_ERR_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_SET_UART_ERR_INTR_MASK                    0x00004000
#define BCHP_LEAP_L2_CPU_SET_UART_ERR_INTR_SHIFT                   14
#define BCHP_LEAP_L2_CPU_SET_UART_ERR_INTR_DEFAULT                 0

/* LEAP_L2 :: CPU_SET :: UART_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_SET_UART_INTR_MASK                        0x00002000
#define BCHP_LEAP_L2_CPU_SET_UART_INTR_SHIFT                       13
#define BCHP_LEAP_L2_CPU_SET_UART_INTR_DEFAULT                     0

/* LEAP_L2 :: CPU_SET :: reserved0 [12:10] */
#define BCHP_LEAP_L2_CPU_SET_reserved0_MASK                        0x00001c00
#define BCHP_LEAP_L2_CPU_SET_reserved0_SHIFT                       10

/* LEAP_L2 :: CPU_SET :: HOST_CLEARED_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_SET_HOST_CLEARED_INTR_MASK                0x00000200
#define BCHP_LEAP_L2_CPU_SET_HOST_CLEARED_INTR_SHIFT               9
#define BCHP_LEAP_L2_CPU_SET_HOST_CLEARED_INTR_DEFAULT             0

/* LEAP_L2 :: CPU_SET :: HAB_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_SET_HAB_INTR_MASK                         0x00000100
#define BCHP_LEAP_L2_CPU_SET_HAB_INTR_SHIFT                        8
#define BCHP_LEAP_L2_CPU_SET_HAB_INTR_DEFAULT                      0

/* LEAP_L2 :: CPU_SET :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_SET_TIMER7_INTR_MASK                      0x00000080
#define BCHP_LEAP_L2_CPU_SET_TIMER7_INTR_SHIFT                     7
#define BCHP_LEAP_L2_CPU_SET_TIMER7_INTR_DEFAULT                   0

/* LEAP_L2 :: CPU_SET :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_SET_TIMER6_INTR_MASK                      0x00000040
#define BCHP_LEAP_L2_CPU_SET_TIMER6_INTR_SHIFT                     6
#define BCHP_LEAP_L2_CPU_SET_TIMER6_INTR_DEFAULT                   0

/* LEAP_L2 :: CPU_SET :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_SET_TIMER5_INTR_MASK                      0x00000020
#define BCHP_LEAP_L2_CPU_SET_TIMER5_INTR_SHIFT                     5
#define BCHP_LEAP_L2_CPU_SET_TIMER5_INTR_DEFAULT                   0

/* LEAP_L2 :: CPU_SET :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_SET_TIMER4_INTR_MASK                      0x00000010
#define BCHP_LEAP_L2_CPU_SET_TIMER4_INTR_SHIFT                     4
#define BCHP_LEAP_L2_CPU_SET_TIMER4_INTR_DEFAULT                   0

/* LEAP_L2 :: CPU_SET :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_SET_TIMER3_INTR_MASK                      0x00000008
#define BCHP_LEAP_L2_CPU_SET_TIMER3_INTR_SHIFT                     3
#define BCHP_LEAP_L2_CPU_SET_TIMER3_INTR_DEFAULT                   0

/* LEAP_L2 :: CPU_SET :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_SET_TIMER2_INTR_MASK                      0x00000004
#define BCHP_LEAP_L2_CPU_SET_TIMER2_INTR_SHIFT                     2
#define BCHP_LEAP_L2_CPU_SET_TIMER2_INTR_DEFAULT                   0

/* LEAP_L2 :: CPU_SET :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_SET_TIMER1_INTR_MASK                      0x00000002
#define BCHP_LEAP_L2_CPU_SET_TIMER1_INTR_SHIFT                     1
#define BCHP_LEAP_L2_CPU_SET_TIMER1_INTR_DEFAULT                   0

/* LEAP_L2 :: CPU_SET :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_SET_TIMER0_INTR_MASK                      0x00000001
#define BCHP_LEAP_L2_CPU_SET_TIMER0_INTR_SHIFT                     0
#define BCHP_LEAP_L2_CPU_SET_TIMER0_INTR_DEFAULT                   0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_CLEAR :: SW_INTR [31:24] */
#define BCHP_LEAP_L2_CPU_CLEAR_SW_INTR_MASK                        0xff000000
#define BCHP_LEAP_L2_CPU_CLEAR_SW_INTR_SHIFT                       24
#define BCHP_LEAP_L2_CPU_CLEAR_SW_INTR_DEFAULT                     0

/* LEAP_L2 :: CPU_CLEAR :: RBUS_BCAST_INTR [23:23] */
#define BCHP_LEAP_L2_CPU_CLEAR_RBUS_BCAST_INTR_MASK                0x00800000
#define BCHP_LEAP_L2_CPU_CLEAR_RBUS_BCAST_INTR_SHIFT               23
#define BCHP_LEAP_L2_CPU_CLEAR_RBUS_BCAST_INTR_DEFAULT             0

/* LEAP_L2 :: CPU_CLEAR :: A2R_BAD_SIZE_INTR [22:22] */
#define BCHP_LEAP_L2_CPU_CLEAR_A2R_BAD_SIZE_INTR_MASK              0x00400000
#define BCHP_LEAP_L2_CPU_CLEAR_A2R_BAD_SIZE_INTR_SHIFT             22
#define BCHP_LEAP_L2_CPU_CLEAR_A2R_BAD_SIZE_INTR_DEFAULT           0

/* LEAP_L2 :: CPU_CLEAR :: A2R_TIMEOUT_INTR [21:21] */
#define BCHP_LEAP_L2_CPU_CLEAR_A2R_TIMEOUT_INTR_MASK               0x00200000
#define BCHP_LEAP_L2_CPU_CLEAR_A2R_TIMEOUT_INTR_SHIFT              21
#define BCHP_LEAP_L2_CPU_CLEAR_A2R_TIMEOUT_INTR_DEFAULT            0

/* LEAP_L2 :: CPU_CLEAR :: DOWNLOAD_INTR [20:20] */
#define BCHP_LEAP_L2_CPU_CLEAR_DOWNLOAD_INTR_MASK                  0x00100000
#define BCHP_LEAP_L2_CPU_CLEAR_DOWNLOAD_INTR_SHIFT                 20
#define BCHP_LEAP_L2_CPU_CLEAR_DOWNLOAD_INTR_DEFAULT               0

/* LEAP_L2 :: CPU_CLEAR :: MBB_INTR [19:19] */
#define BCHP_LEAP_L2_CPU_CLEAR_MBB_INTR_MASK                       0x00080000
#define BCHP_LEAP_L2_CPU_CLEAR_MBB_INTR_SHIFT                      19
#define BCHP_LEAP_L2_CPU_CLEAR_MBB_INTR_DEFAULT                    0

/* LEAP_L2 :: CPU_CLEAR :: UART_MS_INTR [18:18] */
#define BCHP_LEAP_L2_CPU_CLEAR_UART_MS_INTR_MASK                   0x00040000
#define BCHP_LEAP_L2_CPU_CLEAR_UART_MS_INTR_SHIFT                  18
#define BCHP_LEAP_L2_CPU_CLEAR_UART_MS_INTR_DEFAULT                0

/* LEAP_L2 :: CPU_CLEAR :: UART_RX_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_CLEAR_UART_RX_INTR_MASK                   0x00020000
#define BCHP_LEAP_L2_CPU_CLEAR_UART_RX_INTR_SHIFT                  17
#define BCHP_LEAP_L2_CPU_CLEAR_UART_RX_INTR_DEFAULT                0

/* LEAP_L2 :: CPU_CLEAR :: UART_TX_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_CLEAR_UART_TX_INTR_MASK                   0x00010000
#define BCHP_LEAP_L2_CPU_CLEAR_UART_TX_INTR_SHIFT                  16
#define BCHP_LEAP_L2_CPU_CLEAR_UART_TX_INTR_DEFAULT                0

/* LEAP_L2 :: CPU_CLEAR :: UART_RT_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_CLEAR_UART_RT_INTR_MASK                   0x00008000
#define BCHP_LEAP_L2_CPU_CLEAR_UART_RT_INTR_SHIFT                  15
#define BCHP_LEAP_L2_CPU_CLEAR_UART_RT_INTR_DEFAULT                0

/* LEAP_L2 :: CPU_CLEAR :: UART_ERR_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_CLEAR_UART_ERR_INTR_MASK                  0x00004000
#define BCHP_LEAP_L2_CPU_CLEAR_UART_ERR_INTR_SHIFT                 14
#define BCHP_LEAP_L2_CPU_CLEAR_UART_ERR_INTR_DEFAULT               0

/* LEAP_L2 :: CPU_CLEAR :: UART_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_CLEAR_UART_INTR_MASK                      0x00002000
#define BCHP_LEAP_L2_CPU_CLEAR_UART_INTR_SHIFT                     13
#define BCHP_LEAP_L2_CPU_CLEAR_UART_INTR_DEFAULT                   0

/* LEAP_L2 :: CPU_CLEAR :: reserved0 [12:10] */
#define BCHP_LEAP_L2_CPU_CLEAR_reserved0_MASK                      0x00001c00
#define BCHP_LEAP_L2_CPU_CLEAR_reserved0_SHIFT                     10

/* LEAP_L2 :: CPU_CLEAR :: HOST_CLEARED_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_CLEAR_HOST_CLEARED_INTR_MASK              0x00000200
#define BCHP_LEAP_L2_CPU_CLEAR_HOST_CLEARED_INTR_SHIFT             9
#define BCHP_LEAP_L2_CPU_CLEAR_HOST_CLEARED_INTR_DEFAULT           0

/* LEAP_L2 :: CPU_CLEAR :: HAB_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_CLEAR_HAB_INTR_MASK                       0x00000100
#define BCHP_LEAP_L2_CPU_CLEAR_HAB_INTR_SHIFT                      8
#define BCHP_LEAP_L2_CPU_CLEAR_HAB_INTR_DEFAULT                    0

/* LEAP_L2 :: CPU_CLEAR :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER7_INTR_MASK                    0x00000080
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER7_INTR_SHIFT                   7
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER7_INTR_DEFAULT                 0

/* LEAP_L2 :: CPU_CLEAR :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER6_INTR_MASK                    0x00000040
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER6_INTR_SHIFT                   6
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER6_INTR_DEFAULT                 0

/* LEAP_L2 :: CPU_CLEAR :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER5_INTR_MASK                    0x00000020
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER5_INTR_SHIFT                   5
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER5_INTR_DEFAULT                 0

/* LEAP_L2 :: CPU_CLEAR :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER4_INTR_MASK                    0x00000010
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER4_INTR_SHIFT                   4
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER4_INTR_DEFAULT                 0

/* LEAP_L2 :: CPU_CLEAR :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER3_INTR_MASK                    0x00000008
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER3_INTR_SHIFT                   3
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER3_INTR_DEFAULT                 0

/* LEAP_L2 :: CPU_CLEAR :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER2_INTR_MASK                    0x00000004
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER2_INTR_SHIFT                   2
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER2_INTR_DEFAULT                 0

/* LEAP_L2 :: CPU_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER1_INTR_MASK                    0x00000002
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER1_INTR_SHIFT                   1
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER1_INTR_DEFAULT                 0

/* LEAP_L2 :: CPU_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER0_INTR_MASK                    0x00000001
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER0_INTR_SHIFT                   0
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER0_INTR_DEFAULT                 0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_MASK_STATUS :: SW_INTR [31:24] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_SW_INTR_MASK                  0xff000000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_SW_INTR_SHIFT                 24
#define BCHP_LEAP_L2_CPU_MASK_STATUS_SW_INTR_DEFAULT               255

/* LEAP_L2 :: CPU_MASK_STATUS :: RBUS_BCAST_INTR [23:23] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_RBUS_BCAST_INTR_MASK          0x00800000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_RBUS_BCAST_INTR_SHIFT         23
#define BCHP_LEAP_L2_CPU_MASK_STATUS_RBUS_BCAST_INTR_DEFAULT       1

/* LEAP_L2 :: CPU_MASK_STATUS :: A2R_BAD_SIZE_INTR [22:22] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_A2R_BAD_SIZE_INTR_MASK        0x00400000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_A2R_BAD_SIZE_INTR_SHIFT       22
#define BCHP_LEAP_L2_CPU_MASK_STATUS_A2R_BAD_SIZE_INTR_DEFAULT     1

/* LEAP_L2 :: CPU_MASK_STATUS :: A2R_TIMEOUT_INTR [21:21] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_A2R_TIMEOUT_INTR_MASK         0x00200000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_A2R_TIMEOUT_INTR_SHIFT        21
#define BCHP_LEAP_L2_CPU_MASK_STATUS_A2R_TIMEOUT_INTR_DEFAULT      1

/* LEAP_L2 :: CPU_MASK_STATUS :: DOWNLOAD_INTR [20:20] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_DOWNLOAD_INTR_MASK            0x00100000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_DOWNLOAD_INTR_SHIFT           20
#define BCHP_LEAP_L2_CPU_MASK_STATUS_DOWNLOAD_INTR_DEFAULT         1

/* LEAP_L2 :: CPU_MASK_STATUS :: MBB_INTR [19:19] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_MBB_INTR_MASK                 0x00080000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_MBB_INTR_SHIFT                19
#define BCHP_LEAP_L2_CPU_MASK_STATUS_MBB_INTR_DEFAULT              1

/* LEAP_L2 :: CPU_MASK_STATUS :: UART_MS_INTR [18:18] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_MS_INTR_MASK             0x00040000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_MS_INTR_SHIFT            18
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_MS_INTR_DEFAULT          1

/* LEAP_L2 :: CPU_MASK_STATUS :: UART_RX_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_RX_INTR_MASK             0x00020000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_RX_INTR_SHIFT            17
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_RX_INTR_DEFAULT          1

/* LEAP_L2 :: CPU_MASK_STATUS :: UART_TX_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_TX_INTR_MASK             0x00010000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_TX_INTR_SHIFT            16
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_TX_INTR_DEFAULT          1

/* LEAP_L2 :: CPU_MASK_STATUS :: UART_RT_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_RT_INTR_MASK             0x00008000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_RT_INTR_SHIFT            15
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_RT_INTR_DEFAULT          1

/* LEAP_L2 :: CPU_MASK_STATUS :: UART_ERR_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_ERR_INTR_MASK            0x00004000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_ERR_INTR_SHIFT           14
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_ERR_INTR_DEFAULT         1

/* LEAP_L2 :: CPU_MASK_STATUS :: UART_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_INTR_MASK                0x00002000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_INTR_SHIFT               13
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_INTR_DEFAULT             1

/* LEAP_L2 :: CPU_MASK_STATUS :: reserved0 [12:10] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_reserved0_MASK                0x00001c00
#define BCHP_LEAP_L2_CPU_MASK_STATUS_reserved0_SHIFT               10

/* LEAP_L2 :: CPU_MASK_STATUS :: HOST_CLEARED_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HOST_CLEARED_INTR_MASK        0x00000200
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HOST_CLEARED_INTR_SHIFT       9
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HOST_CLEARED_INTR_DEFAULT     1

/* LEAP_L2 :: CPU_MASK_STATUS :: HAB_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HAB_INTR_MASK                 0x00000100
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HAB_INTR_SHIFT                8
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HAB_INTR_DEFAULT              1

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER7_INTR_MASK              0x00000080
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER7_INTR_SHIFT             7
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER7_INTR_DEFAULT           1

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER6_INTR_MASK              0x00000040
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER6_INTR_SHIFT             6
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER6_INTR_DEFAULT           1

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER5_INTR_MASK              0x00000020
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER5_INTR_SHIFT             5
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER5_INTR_DEFAULT           1

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER4_INTR_MASK              0x00000010
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER4_INTR_SHIFT             4
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER4_INTR_DEFAULT           1

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER3_INTR_MASK              0x00000008
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER3_INTR_SHIFT             3
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER3_INTR_DEFAULT           1

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER2_INTR_MASK              0x00000004
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER2_INTR_SHIFT             2
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER2_INTR_DEFAULT           1

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER1_INTR_MASK              0x00000002
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER1_INTR_SHIFT             1
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER1_INTR_DEFAULT           1

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER0_INTR_MASK              0x00000001
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER0_INTR_SHIFT             0
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER0_INTR_DEFAULT           1

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_MASK_SET :: SW_INTR [31:24] */
#define BCHP_LEAP_L2_CPU_MASK_SET_SW_INTR_MASK                     0xff000000
#define BCHP_LEAP_L2_CPU_MASK_SET_SW_INTR_SHIFT                    24
#define BCHP_LEAP_L2_CPU_MASK_SET_SW_INTR_DEFAULT                  255

/* LEAP_L2 :: CPU_MASK_SET :: RBUS_BCAST_INTR [23:23] */
#define BCHP_LEAP_L2_CPU_MASK_SET_RBUS_BCAST_INTR_MASK             0x00800000
#define BCHP_LEAP_L2_CPU_MASK_SET_RBUS_BCAST_INTR_SHIFT            23
#define BCHP_LEAP_L2_CPU_MASK_SET_RBUS_BCAST_INTR_DEFAULT          1

/* LEAP_L2 :: CPU_MASK_SET :: A2R_BAD_SIZE_INTR [22:22] */
#define BCHP_LEAP_L2_CPU_MASK_SET_A2R_BAD_SIZE_INTR_MASK           0x00400000
#define BCHP_LEAP_L2_CPU_MASK_SET_A2R_BAD_SIZE_INTR_SHIFT          22
#define BCHP_LEAP_L2_CPU_MASK_SET_A2R_BAD_SIZE_INTR_DEFAULT        1

/* LEAP_L2 :: CPU_MASK_SET :: A2R_TIMEOUT_INTR [21:21] */
#define BCHP_LEAP_L2_CPU_MASK_SET_A2R_TIMEOUT_INTR_MASK            0x00200000
#define BCHP_LEAP_L2_CPU_MASK_SET_A2R_TIMEOUT_INTR_SHIFT           21
#define BCHP_LEAP_L2_CPU_MASK_SET_A2R_TIMEOUT_INTR_DEFAULT         1

/* LEAP_L2 :: CPU_MASK_SET :: DOWNLOAD_INTR [20:20] */
#define BCHP_LEAP_L2_CPU_MASK_SET_DOWNLOAD_INTR_MASK               0x00100000
#define BCHP_LEAP_L2_CPU_MASK_SET_DOWNLOAD_INTR_SHIFT              20
#define BCHP_LEAP_L2_CPU_MASK_SET_DOWNLOAD_INTR_DEFAULT            1

/* LEAP_L2 :: CPU_MASK_SET :: MBB_INTR [19:19] */
#define BCHP_LEAP_L2_CPU_MASK_SET_MBB_INTR_MASK                    0x00080000
#define BCHP_LEAP_L2_CPU_MASK_SET_MBB_INTR_SHIFT                   19
#define BCHP_LEAP_L2_CPU_MASK_SET_MBB_INTR_DEFAULT                 1

/* LEAP_L2 :: CPU_MASK_SET :: UART_MS_INTR [18:18] */
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_MS_INTR_MASK                0x00040000
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_MS_INTR_SHIFT               18
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_MS_INTR_DEFAULT             1

/* LEAP_L2 :: CPU_MASK_SET :: UART_RX_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_RX_INTR_MASK                0x00020000
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_RX_INTR_SHIFT               17
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_RX_INTR_DEFAULT             1

/* LEAP_L2 :: CPU_MASK_SET :: UART_TX_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_TX_INTR_MASK                0x00010000
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_TX_INTR_SHIFT               16
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_TX_INTR_DEFAULT             1

/* LEAP_L2 :: CPU_MASK_SET :: UART_RT_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_RT_INTR_MASK                0x00008000
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_RT_INTR_SHIFT               15
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_RT_INTR_DEFAULT             1

/* LEAP_L2 :: CPU_MASK_SET :: UART_ERR_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_ERR_INTR_MASK               0x00004000
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_ERR_INTR_SHIFT              14
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_ERR_INTR_DEFAULT            1

/* LEAP_L2 :: CPU_MASK_SET :: UART_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_INTR_MASK                   0x00002000
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_INTR_SHIFT                  13
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_INTR_DEFAULT                1

/* LEAP_L2 :: CPU_MASK_SET :: reserved0 [12:10] */
#define BCHP_LEAP_L2_CPU_MASK_SET_reserved0_MASK                   0x00001c00
#define BCHP_LEAP_L2_CPU_MASK_SET_reserved0_SHIFT                  10

/* LEAP_L2 :: CPU_MASK_SET :: HOST_CLEARED_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_MASK_SET_HOST_CLEARED_INTR_MASK           0x00000200
#define BCHP_LEAP_L2_CPU_MASK_SET_HOST_CLEARED_INTR_SHIFT          9
#define BCHP_LEAP_L2_CPU_MASK_SET_HOST_CLEARED_INTR_DEFAULT        1

/* LEAP_L2 :: CPU_MASK_SET :: HAB_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_MASK_SET_HAB_INTR_MASK                    0x00000100
#define BCHP_LEAP_L2_CPU_MASK_SET_HAB_INTR_SHIFT                   8
#define BCHP_LEAP_L2_CPU_MASK_SET_HAB_INTR_DEFAULT                 1

/* LEAP_L2 :: CPU_MASK_SET :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER7_INTR_MASK                 0x00000080
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER7_INTR_SHIFT                7
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER7_INTR_DEFAULT              1

/* LEAP_L2 :: CPU_MASK_SET :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER6_INTR_MASK                 0x00000040
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER6_INTR_SHIFT                6
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER6_INTR_DEFAULT              1

/* LEAP_L2 :: CPU_MASK_SET :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER5_INTR_MASK                 0x00000020
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER5_INTR_SHIFT                5
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER5_INTR_DEFAULT              1

/* LEAP_L2 :: CPU_MASK_SET :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER4_INTR_MASK                 0x00000010
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER4_INTR_SHIFT                4
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER4_INTR_DEFAULT              1

/* LEAP_L2 :: CPU_MASK_SET :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER3_INTR_MASK                 0x00000008
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER3_INTR_SHIFT                3
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER3_INTR_DEFAULT              1

/* LEAP_L2 :: CPU_MASK_SET :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER2_INTR_MASK                 0x00000004
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER2_INTR_SHIFT                2
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER2_INTR_DEFAULT              1

/* LEAP_L2 :: CPU_MASK_SET :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER1_INTR_MASK                 0x00000002
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER1_INTR_SHIFT                1
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER1_INTR_DEFAULT              1

/* LEAP_L2 :: CPU_MASK_SET :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER0_INTR_MASK                 0x00000001
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER0_INTR_SHIFT                0
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER0_INTR_DEFAULT              1

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_MASK_CLEAR :: SW_INTR [31:24] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_SW_INTR_MASK                   0xff000000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_SW_INTR_SHIFT                  24
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_SW_INTR_DEFAULT                255

/* LEAP_L2 :: CPU_MASK_CLEAR :: RBUS_BCAST_INTR [23:23] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_RBUS_BCAST_INTR_MASK           0x00800000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_RBUS_BCAST_INTR_SHIFT          23
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_RBUS_BCAST_INTR_DEFAULT        1

/* LEAP_L2 :: CPU_MASK_CLEAR :: A2R_BAD_SIZE_INTR [22:22] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_A2R_BAD_SIZE_INTR_MASK         0x00400000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_A2R_BAD_SIZE_INTR_SHIFT        22
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_A2R_BAD_SIZE_INTR_DEFAULT      1

/* LEAP_L2 :: CPU_MASK_CLEAR :: A2R_TIMEOUT_INTR [21:21] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_A2R_TIMEOUT_INTR_MASK          0x00200000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_A2R_TIMEOUT_INTR_SHIFT         21
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_A2R_TIMEOUT_INTR_DEFAULT       1

/* LEAP_L2 :: CPU_MASK_CLEAR :: DOWNLOAD_INTR [20:20] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_DOWNLOAD_INTR_MASK             0x00100000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_DOWNLOAD_INTR_SHIFT            20
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_DOWNLOAD_INTR_DEFAULT          1

/* LEAP_L2 :: CPU_MASK_CLEAR :: MBB_INTR [19:19] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_MBB_INTR_MASK                  0x00080000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_MBB_INTR_SHIFT                 19
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_MBB_INTR_DEFAULT               1

/* LEAP_L2 :: CPU_MASK_CLEAR :: UART_MS_INTR [18:18] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_MS_INTR_MASK              0x00040000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_MS_INTR_SHIFT             18
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_MS_INTR_DEFAULT           1

/* LEAP_L2 :: CPU_MASK_CLEAR :: UART_RX_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_RX_INTR_MASK              0x00020000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_RX_INTR_SHIFT             17
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_RX_INTR_DEFAULT           1

/* LEAP_L2 :: CPU_MASK_CLEAR :: UART_TX_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_TX_INTR_MASK              0x00010000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_TX_INTR_SHIFT             16
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_TX_INTR_DEFAULT           1

/* LEAP_L2 :: CPU_MASK_CLEAR :: UART_RT_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_RT_INTR_MASK              0x00008000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_RT_INTR_SHIFT             15
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_RT_INTR_DEFAULT           1

/* LEAP_L2 :: CPU_MASK_CLEAR :: UART_ERR_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_ERR_INTR_MASK             0x00004000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_ERR_INTR_SHIFT            14
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_ERR_INTR_DEFAULT          1

/* LEAP_L2 :: CPU_MASK_CLEAR :: UART_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_INTR_MASK                 0x00002000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_INTR_SHIFT                13
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_INTR_DEFAULT              1

/* LEAP_L2 :: CPU_MASK_CLEAR :: reserved0 [12:10] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_reserved0_MASK                 0x00001c00
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_reserved0_SHIFT                10

/* LEAP_L2 :: CPU_MASK_CLEAR :: HOST_CLEARED_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HOST_CLEARED_INTR_MASK         0x00000200
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HOST_CLEARED_INTR_SHIFT        9
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HOST_CLEARED_INTR_DEFAULT      1

/* LEAP_L2 :: CPU_MASK_CLEAR :: HAB_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HAB_INTR_MASK                  0x00000100
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HAB_INTR_SHIFT                 8
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HAB_INTR_DEFAULT               1

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER7_INTR_MASK               0x00000080
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER7_INTR_SHIFT              7
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER7_INTR_DEFAULT            1

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER6_INTR_MASK               0x00000040
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER6_INTR_SHIFT              6
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER6_INTR_DEFAULT            1

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER5_INTR_MASK               0x00000020
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER5_INTR_SHIFT              5
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER5_INTR_DEFAULT            1

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER4_INTR_MASK               0x00000010
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER4_INTR_SHIFT              4
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER4_INTR_DEFAULT            1

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER3_INTR_MASK               0x00000008
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER3_INTR_SHIFT              3
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER3_INTR_DEFAULT            1

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER2_INTR_MASK               0x00000004
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER2_INTR_SHIFT              2
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER2_INTR_DEFAULT            1

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER1_INTR_MASK               0x00000002
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER1_INTR_SHIFT              1
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER1_INTR_DEFAULT            1

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER0_INTR_MASK               0x00000001
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER0_INTR_SHIFT              0
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER0_INTR_DEFAULT            1

#endif /* #ifndef BCHP_LEAP_L2_H__ */

/* End of File */
