# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../sources/package/pkg_mgt_file.vhd" \
"../../../../../../sources/design/core_uart.vhd" \
"../../../../../../sources/package/pkg_core_uart_rx.vhd" \
"../../../../../../sources/design/core_uart_rx.vhd" \
"../../../../../../sources/package/pkg_core_uart_tx.vhd" \
"../../../../../../sources/design/core_uart_tx.vhd" \
"../../../../../../sources/package/pkg_core_uart_wrapper_zedboard.vhd" \
"../../../../../../sources/design/core_uart_wrapper_zedboard.vhd" \
"../../../../../../sources/package/pkg_gen_heartbeat.vhd" \
"../../../../../../sources/design/gen_heartbeat.vhd" \
"../../../../../../sources/bench/bch_core_uart_wrapper_zedboard.vhd" \

# Do not sort compile order
nosort
