{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@68:78@HdlIdDef", "  reg     [15:0]    interp_rate_cic;\n  reg     [ 2:0]    filter_mask_d1;\n  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n  reg               transmit_ready = 1'b1;\n  reg               dma_data_valid = 1'b0;\n  reg               dma_data_valid_adjacent = 1'b0;\n\n  reg               filter_enable = 1'b0;\n  reg               triggered = 1'b0;\n"], "Clone Blocks": [["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@65:75", "\n  reg               dac_int_valid_d;\n  reg               dac_filt_int_valid;\n  reg     [15:0]    interp_rate_cic;\n  reg     [ 2:0]    filter_mask_d1;\n  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n  reg               transmit_ready = 1'b1;\n  reg               dma_data_valid = 1'b0;\n  reg               dma_data_valid_adjacent = 1'b0;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@69:79", "  reg     [ 2:0]    filter_mask_d1;\n  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n  reg               transmit_ready = 1'b1;\n  reg               dma_data_valid = 1'b0;\n  reg               dma_data_valid_adjacent = 1'b0;\n\n  reg               filter_enable = 1'b0;\n  reg               triggered = 1'b0;\n\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@70:80", "  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n  reg               transmit_ready = 1'b1;\n  reg               dma_data_valid = 1'b0;\n  reg               dma_data_valid_adjacent = 1'b0;\n\n  reg               filter_enable = 1'b0;\n  reg               triggered = 1'b0;\n\n  wire              dac_valid_corrected;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@66:76", "  reg               dac_int_valid_d;\n  reg               dac_filt_int_valid;\n  reg     [15:0]    interp_rate_cic;\n  reg     [ 2:0]    filter_mask_d1;\n  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n  reg               transmit_ready = 1'b1;\n  reg               dma_data_valid = 1'b0;\n  reg               dma_data_valid_adjacent = 1'b0;\n\n"]], "Diff Content": {"Delete": [[73, "  reg               transmit_ready = 1'b1;\n"]], "Add": [[73, "  reg               transmit_ready = 1'b0;\n"]]}}