#! /Applications/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-127-gdeeac2edf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Applications/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Applications/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Applications/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Applications/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Applications/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x121e04a30 .scope module, "pal_tb" "pal_tb" 2 1;
 .timescale 0 0;
P_0x600003f14a00 .param/l "BITSTREAM_LEN" 1 2 9, +C4<00000000000000000000000000011011>;
P_0x600003f14a40 .param/l "NUM_INPUTS" 0 2 4, +C4<00000000000000000000000000000100>;
P_0x600003f14a80 .param/l "NUM_INTERM_STAGES" 0 2 6, +C4<00000000000000000000000000000011>;
P_0x600003f14ac0 .param/l "NUM_OUPUTS" 0 2 5, +C4<00000000000000000000000000000001>;
L_0x128078010 .functor BUFT 1, C4<000000110000000100000010110>, C4<0>, C4<0>, C4<0>;
v0x6000031065b0_0 .net "bitstream", 26 0, L_0x128078010;  1 drivers
v0x600003106640_0 .var "clk_pal_tb", 0 0;
v0x6000031066d0_0 .var "clk_tb", 0 0;
v0x600003106760_0 .var "config_tb", 0 0;
v0x6000031067f0_0 .var/i "i", 31 0;
v0x600003106880_0 .var "inputs_tb", 3 0;
v0x600003106910_0 .net "outputs_tb", 0 0, L_0x600003210780;  1 drivers
S_0x121e04ba0 .scope module, "uut" "PAL" 2 29, 3 1 0, S_0x121e04a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CFG";
    .port_info 2 /INPUT 4 "INPUT_VARS";
    .port_info 3 /OUTPUT 1 "OUTPUT_VALS";
P_0x121e085c0 .param/l "FF_CHAIN_OR_BASE_INDEX" 1 3 25, +C4<00000000000000000000000000011000>;
P_0x121e08600 .param/l "M" 0 3 3, +C4<00000000000000000000000000000001>;
P_0x121e08640 .param/l "N" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x121e08680 .param/l "P" 0 3 4, +C4<00000000000000000000000000000011>;
P_0x121e086c0 .param/l "SR_LEN" 1 3 12, +C4<00000000000000000000000000011011>;
L_0x600002816450 .functor BUFZ 1, v0x600003106640_0, C4<0>, C4<0>, C4<0>;
v0x600003105ef0_0 .net "CFG", 0 0, v0x600003106760_0;  1 drivers
v0x600003105f80_0 .net "CLK", 0 0, v0x600003106640_0;  1 drivers
v0x600003106010_0 .net "FF_CHAIN", 26 0, v0x600003105e60_0;  1 drivers
v0x6000031060a0_0 .net "FF_CHAIN_AND", 23 0, L_0x6000032110e0;  1 drivers
v0x600003106130_0 .net "FF_CHAIN_OR", 2 0, L_0x600003211180;  1 drivers
v0x6000031061c0_0 .net "INPUT_VARS", 3 0, v0x600003106880_0;  1 drivers
v0x600003106250_0 .net "INPUT_VARS_N", 7 0, L_0x600003214500;  1 drivers
v0x6000031062e0_0 .net "INTERM_VARS", 2 0, L_0x600003217700;  1 drivers
v0x600003106370_0 .net "OUTPUT_VALS", 0 0, L_0x600003210780;  alias, 1 drivers
v0x600003106400_0 .net "and_results", 23 0, L_0x6000032106e0;  1 drivers
v0x600003106490_0 .net "or_results", 2 0, L_0x600003211040;  1 drivers
v0x600003106520_0 .net "test_lol", 0 0, L_0x600002816450;  1 drivers
L_0x6000032140a0 .part v0x600003106880_0, 0, 1;
L_0x600003214140 .part v0x600003106880_0, 0, 1;
L_0x6000032141e0 .part v0x600003106880_0, 1, 1;
L_0x600003214280 .part v0x600003106880_0, 1, 1;
L_0x600003214320 .part v0x600003106880_0, 2, 1;
L_0x6000032143c0 .part v0x600003106880_0, 2, 1;
L_0x600003214460 .part v0x600003106880_0, 3, 1;
LS_0x600003214500_0_0 .concat8 [ 1 1 1 1], L_0x6000032140a0, L_0x6000028156c0, L_0x6000032141e0, L_0x600002815730;
LS_0x600003214500_0_4 .concat8 [ 1 1 1 1], L_0x600003214320, L_0x6000028157a0, L_0x600003214460, L_0x600002815810;
L_0x600003214500 .concat8 [ 4 4 0 0], LS_0x600003214500_0_0, LS_0x600003214500_0_4;
L_0x6000032145a0 .part v0x600003106880_0, 3, 1;
L_0x600003214d20 .part L_0x600003214500, 0, 1;
L_0x600003214dc0 .part L_0x6000032110e0, 0, 1;
L_0x600003214f00 .part L_0x600003214500, 1, 1;
L_0x600003214fa0 .part L_0x6000032110e0, 3, 1;
L_0x6000032150e0 .part L_0x600003214500, 2, 1;
L_0x600003215180 .part L_0x6000032110e0, 6, 1;
L_0x6000032152c0 .part L_0x600003214500, 3, 1;
L_0x600003215360 .part L_0x6000032110e0, 9, 1;
L_0x6000032154a0 .part L_0x600003214500, 4, 1;
L_0x600003215540 .part L_0x6000032110e0, 12, 1;
L_0x600003215720 .part L_0x600003214500, 5, 1;
L_0x6000032157c0 .part L_0x6000032110e0, 15, 1;
L_0x600003215860 .part L_0x600003214500, 6, 1;
L_0x600003215900 .part L_0x6000032110e0, 18, 1;
L_0x600003215a40 .part L_0x600003214500, 7, 1;
L_0x600003215ae0 .part L_0x6000032110e0, 21, 1;
L_0x600003216260 .part L_0x600003214500, 0, 1;
L_0x600003216300 .part L_0x6000032110e0, 1, 1;
L_0x600003216440 .part L_0x600003214500, 1, 1;
L_0x6000032164e0 .part L_0x6000032110e0, 4, 1;
L_0x600003216620 .part L_0x600003214500, 2, 1;
L_0x6000032166c0 .part L_0x6000032110e0, 7, 1;
L_0x600003216800 .part L_0x600003214500, 3, 1;
L_0x6000032168a0 .part L_0x6000032110e0, 10, 1;
L_0x6000032169e0 .part L_0x600003214500, 4, 1;
L_0x600003216a80 .part L_0x6000032110e0, 13, 1;
L_0x600003216bc0 .part L_0x600003214500, 5, 1;
L_0x600003216c60 .part L_0x6000032110e0, 16, 1;
L_0x600003216da0 .part L_0x600003214500, 6, 1;
L_0x600003216e40 .part L_0x6000032110e0, 19, 1;
L_0x600003216f80 .part L_0x600003214500, 7, 1;
L_0x600003217020 .part L_0x6000032110e0, 22, 1;
L_0x600003217700 .concat8 [ 1 1 1 0], L_0x600003214640, L_0x600003215b80, L_0x6000032170c0;
L_0x600003217840 .part L_0x600003214500, 0, 1;
L_0x6000032178e0 .part L_0x6000032110e0, 2, 1;
L_0x600003217a20 .part L_0x600003214500, 1, 1;
L_0x600003217ac0 .part L_0x6000032110e0, 5, 1;
L_0x600003217c00 .part L_0x600003214500, 2, 1;
L_0x600003217ca0 .part L_0x6000032110e0, 8, 1;
L_0x600003217de0 .part L_0x600003214500, 3, 1;
L_0x600003217e80 .part L_0x6000032110e0, 11, 1;
L_0x600003210000 .part L_0x600003214500, 4, 1;
L_0x6000032100a0 .part L_0x6000032110e0, 14, 1;
L_0x6000032101e0 .part L_0x600003214500, 5, 1;
L_0x600003210280 .part L_0x6000032110e0, 17, 1;
L_0x6000032103c0 .part L_0x600003214500, 6, 1;
L_0x600003210460 .part L_0x6000032110e0, 20, 1;
L_0x6000032105a0 .part L_0x600003214500, 7, 1;
L_0x600003210640 .part L_0x6000032110e0, 23, 1;
LS_0x6000032106e0_0_0 .concat8 [ 1 1 1 1], L_0x600003214c80, L_0x6000032161c0, L_0x6000032177a0, L_0x600003214e60;
LS_0x6000032106e0_0_4 .concat8 [ 1 1 1 1], L_0x6000032163a0, L_0x600003217980, L_0x600003215040, L_0x600003216580;
LS_0x6000032106e0_0_8 .concat8 [ 1 1 1 1], L_0x600003217b60, L_0x600003215220, L_0x600003216760, L_0x600003217d40;
LS_0x6000032106e0_0_12 .concat8 [ 1 1 1 1], L_0x600003215400, L_0x600003216940, L_0x600003217f20, L_0x600003215680;
LS_0x6000032106e0_0_16 .concat8 [ 1 1 1 1], L_0x600003216b20, L_0x600003210140, L_0x6000032155e0, L_0x600003216d00;
LS_0x6000032106e0_0_20 .concat8 [ 1 1 1 1], L_0x600003210320, L_0x6000032159a0, L_0x600003216ee0, L_0x600003210500;
LS_0x6000032106e0_1_0 .concat8 [ 4 4 4 4], LS_0x6000032106e0_0_0, LS_0x6000032106e0_0_4, LS_0x6000032106e0_0_8, LS_0x6000032106e0_0_12;
LS_0x6000032106e0_1_4 .concat8 [ 4 4 0 0], LS_0x6000032106e0_0_16, LS_0x6000032106e0_0_20;
L_0x6000032106e0 .concat8 [ 16 8 0 0], LS_0x6000032106e0_1_0, LS_0x6000032106e0_1_4;
L_0x600003210b40 .part L_0x600003217700, 0, 1;
L_0x600003210be0 .part L_0x600003211180, 0, 1;
L_0x600003210d20 .part L_0x600003217700, 1, 1;
L_0x600003210dc0 .part L_0x600003211180, 1, 1;
L_0x600003210f00 .part L_0x600003217700, 2, 1;
L_0x600003210fa0 .part L_0x600003211180, 2, 1;
L_0x600003211040 .concat8 [ 1 1 1 0], L_0x600003210aa0, L_0x600003210c80, L_0x600003210e60;
L_0x6000032110e0 .part v0x600003105e60_0, 0, 24;
L_0x600003211180 .part v0x600003105e60_0, 24, 3;
S_0x121e08700 .scope generate, "AND_GEN_LOOP_OUTER[0]" "AND_GEN_LOOP_OUTER[0]" 3 75, 3 75 0, S_0x121e04ba0;
 .timescale 0 0;
P_0x60000161de80 .param/l "p" 1 3 75, +C4<00>;
S_0x121e065a0 .scope generate, "AND_GEN_LOOP_INNER[0]" "AND_GEN_LOOP_INNER[0]" 3 76, 3 76 0, S_0x121e08700;
 .timescale 0 0;
P_0x60000161df00 .param/l "n" 1 3 76, +C4<00>;
S_0x121e06710 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e065a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161df80 .param/str "OP" 0 4 2, "and";
v0x60000311eeb0_0 .net "cfg_in", 0 0, L_0x600003214dc0;  1 drivers
v0x60000311efd0_0 .net "data_in", 0 0, L_0x600003214d20;  1 drivers
v0x60000311f060_0 .net "data_out", 0 0, L_0x600003214c80;  1 drivers
S_0x121e07850 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e06710;
 .timescale 0 0;
L_0x128078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815880 .functor XNOR 1, L_0x600003214dc0, L_0x128078058, C4<0>, C4<0>;
v0x60000311ec70_0 .net/2u *"_ivl_0", 0 0, L_0x128078058;  1 drivers
v0x60000311ed90_0 .net *"_ivl_2", 0 0, L_0x600002815880;  1 drivers
L_0x1280780a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311ef40_0 .net/2u *"_ivl_4", 0 0, L_0x1280780a0;  1 drivers
L_0x600003214c80 .functor MUXZ 1, L_0x1280780a0, L_0x600003214d20, L_0x600002815880, C4<>;
S_0x121e079c0 .scope generate, "AND_GEN_LOOP_INNER[1]" "AND_GEN_LOOP_INNER[1]" 3 76, 3 76 0, S_0x121e08700;
 .timescale 0 0;
P_0x60000161e000 .param/l "n" 1 3 76, +C4<01>;
S_0x121e055a0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e079c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161e080 .param/str "OP" 0 4 2, "and";
v0x60000311f2a0_0 .net "cfg_in", 0 0, L_0x600003214fa0;  1 drivers
v0x60000311f330_0 .net "data_in", 0 0, L_0x600003214f00;  1 drivers
v0x60000311f3c0_0 .net "data_out", 0 0, L_0x600003214e60;  1 drivers
S_0x121e05710 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e055a0;
 .timescale 0 0;
L_0x1280780e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000028158f0 .functor XNOR 1, L_0x600003214fa0, L_0x1280780e8, C4<0>, C4<0>;
v0x60000311f0f0_0 .net/2u *"_ivl_0", 0 0, L_0x1280780e8;  1 drivers
v0x60000311f180_0 .net *"_ivl_2", 0 0, L_0x6000028158f0;  1 drivers
L_0x128078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311f210_0 .net/2u *"_ivl_4", 0 0, L_0x128078130;  1 drivers
L_0x600003214e60 .functor MUXZ 1, L_0x128078130, L_0x600003214f00, L_0x6000028158f0, C4<>;
S_0x121e06ae0 .scope generate, "AND_GEN_LOOP_INNER[2]" "AND_GEN_LOOP_INNER[2]" 3 76, 3 76 0, S_0x121e08700;
 .timescale 0 0;
P_0x60000161e100 .param/l "n" 1 3 76, +C4<010>;
S_0x121e06c50 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e06ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161e180 .param/str "OP" 0 4 2, "and";
v0x60000311f600_0 .net "cfg_in", 0 0, L_0x600003215180;  1 drivers
v0x60000311f690_0 .net "data_in", 0 0, L_0x6000032150e0;  1 drivers
v0x60000311f720_0 .net "data_out", 0 0, L_0x600003215040;  1 drivers
S_0x121e3a4e0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e06c50;
 .timescale 0 0;
L_0x128078178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000028159d0 .functor XNOR 1, L_0x600003215180, L_0x128078178, C4<0>, C4<0>;
v0x60000311f450_0 .net/2u *"_ivl_0", 0 0, L_0x128078178;  1 drivers
v0x60000311f4e0_0 .net *"_ivl_2", 0 0, L_0x6000028159d0;  1 drivers
L_0x1280781c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311f570_0 .net/2u *"_ivl_4", 0 0, L_0x1280781c0;  1 drivers
L_0x600003215040 .functor MUXZ 1, L_0x1280781c0, L_0x6000032150e0, L_0x6000028159d0, C4<>;
S_0x121e3a650 .scope generate, "AND_GEN_LOOP_INNER[3]" "AND_GEN_LOOP_INNER[3]" 3 76, 3 76 0, S_0x121e08700;
 .timescale 0 0;
P_0x60000161e200 .param/l "n" 1 3 76, +C4<011>;
S_0x121e391a0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e3a650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161e280 .param/str "OP" 0 4 2, "and";
v0x60000311f960_0 .net "cfg_in", 0 0, L_0x600003215360;  1 drivers
v0x60000311f9f0_0 .net "data_in", 0 0, L_0x6000032152c0;  1 drivers
v0x60000311fa80_0 .net "data_out", 0 0, L_0x600003215220;  1 drivers
S_0x121e39310 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e391a0;
 .timescale 0 0;
L_0x128078208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815960 .functor XNOR 1, L_0x600003215360, L_0x128078208, C4<0>, C4<0>;
v0x60000311f7b0_0 .net/2u *"_ivl_0", 0 0, L_0x128078208;  1 drivers
v0x60000311f840_0 .net *"_ivl_2", 0 0, L_0x600002815960;  1 drivers
L_0x128078250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311f8d0_0 .net/2u *"_ivl_4", 0 0, L_0x128078250;  1 drivers
L_0x600003215220 .functor MUXZ 1, L_0x128078250, L_0x6000032152c0, L_0x600002815960, C4<>;
S_0x121e39480 .scope generate, "AND_GEN_LOOP_INNER[4]" "AND_GEN_LOOP_INNER[4]" 3 76, 3 76 0, S_0x121e08700;
 .timescale 0 0;
P_0x60000161e340 .param/l "n" 1 3 76, +C4<0100>;
S_0x121e395f0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e39480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161e3c0 .param/str "OP" 0 4 2, "and";
v0x60000311fcc0_0 .net "cfg_in", 0 0, L_0x600003215540;  1 drivers
v0x60000311fd50_0 .net "data_in", 0 0, L_0x6000032154a0;  1 drivers
v0x60000311fde0_0 .net "data_out", 0 0, L_0x600003215400;  1 drivers
S_0x121e38a30 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e395f0;
 .timescale 0 0;
L_0x128078298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815a40 .functor XNOR 1, L_0x600003215540, L_0x128078298, C4<0>, C4<0>;
v0x60000311fb10_0 .net/2u *"_ivl_0", 0 0, L_0x128078298;  1 drivers
v0x60000311fba0_0 .net *"_ivl_2", 0 0, L_0x600002815a40;  1 drivers
L_0x1280782e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311fc30_0 .net/2u *"_ivl_4", 0 0, L_0x1280782e0;  1 drivers
L_0x600003215400 .functor MUXZ 1, L_0x1280782e0, L_0x6000032154a0, L_0x600002815a40, C4<>;
S_0x121e38ba0 .scope generate, "AND_GEN_LOOP_INNER[5]" "AND_GEN_LOOP_INNER[5]" 3 76, 3 76 0, S_0x121e08700;
 .timescale 0 0;
P_0x60000161e440 .param/l "n" 1 3 76, +C4<0101>;
S_0x121e382c0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e38ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161e4c0 .param/str "OP" 0 4 2, "and";
v0x600003112520_0 .net "cfg_in", 0 0, L_0x6000032157c0;  1 drivers
v0x6000031120a0_0 .net "data_in", 0 0, L_0x600003215720;  1 drivers
v0x600003111c20_0 .net "data_out", 0 0, L_0x600003215680;  1 drivers
S_0x121e38430 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e382c0;
 .timescale 0 0;
L_0x128078328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815ab0 .functor XNOR 1, L_0x6000032157c0, L_0x128078328, C4<0>, C4<0>;
v0x60000311fe70_0 .net/2u *"_ivl_0", 0 0, L_0x128078328;  1 drivers
v0x60000311ff00_0 .net *"_ivl_2", 0 0, L_0x600002815ab0;  1 drivers
L_0x128078370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000031129a0_0 .net/2u *"_ivl_4", 0 0, L_0x128078370;  1 drivers
L_0x600003215680 .functor MUXZ 1, L_0x128078370, L_0x600003215720, L_0x600002815ab0, C4<>;
S_0x121e37b50 .scope generate, "AND_GEN_LOOP_INNER[6]" "AND_GEN_LOOP_INNER[6]" 3 76, 3 76 0, S_0x121e08700;
 .timescale 0 0;
P_0x60000161e540 .param/l "n" 1 3 76, +C4<0110>;
S_0x121e37cc0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e37b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161e5c0 .param/str "OP" 0 4 2, "and";
v0x600003110e10_0 .net "cfg_in", 0 0, L_0x600003215900;  1 drivers
v0x6000031138d0_0 .net "data_in", 0 0, L_0x600003215860;  1 drivers
v0x600003110c60_0 .net "data_out", 0 0, L_0x6000032155e0;  1 drivers
S_0x121e373e0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e37cc0;
 .timescale 0 0;
L_0x1280783b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815b20 .functor XNOR 1, L_0x600003215900, L_0x1280783b8, C4<0>, C4<0>;
v0x6000031119e0_0 .net/2u *"_ivl_0", 0 0, L_0x1280783b8;  1 drivers
v0x600003111560_0 .net *"_ivl_2", 0 0, L_0x600002815b20;  1 drivers
L_0x128078400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003113a80_0 .net/2u *"_ivl_4", 0 0, L_0x128078400;  1 drivers
L_0x6000032155e0 .functor MUXZ 1, L_0x128078400, L_0x600003215860, L_0x600002815b20, C4<>;
S_0x121e37550 .scope generate, "AND_GEN_LOOP_INNER[7]" "AND_GEN_LOOP_INNER[7]" 3 76, 3 76 0, S_0x121e08700;
 .timescale 0 0;
P_0x60000161e640 .param/l "n" 1 3 76, +C4<0111>;
S_0x121e36c70 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e37550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161e6c0 .param/str "OP" 0 4 2, "and";
v0x600003117180_0 .net "cfg_in", 0 0, L_0x600003215ae0;  1 drivers
v0x600003116d00_0 .net "data_in", 0 0, L_0x600003215a40;  1 drivers
v0x600003116ac0_0 .net "data_out", 0 0, L_0x6000032159a0;  1 drivers
S_0x121e36de0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e36c70;
 .timescale 0 0;
L_0x128078448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815b90 .functor XNOR 1, L_0x600003215ae0, L_0x128078448, C4<0>, C4<0>;
v0x600003113f00_0 .net/2u *"_ivl_0", 0 0, L_0x128078448;  1 drivers
v0x600003117a80_0 .net *"_ivl_2", 0 0, L_0x600002815b90;  1 drivers
L_0x128078490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003117600_0 .net/2u *"_ivl_4", 0 0, L_0x128078490;  1 drivers
L_0x6000032159a0 .functor MUXZ 1, L_0x128078490, L_0x600003215a40, L_0x600002815b90, C4<>;
S_0x121e36500 .scope module, "reduce_and_I" "REDUCE" 3 88, 5 1 0, S_0x121e08700;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "data_in";
    .port_info 1 /OUTPUT 1 "reduced_out";
P_0x600003615740 .param/l "LEN" 0 5 3, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000>;
P_0x600003615780 .param/str "OPERATION" 0 5 2, "and";
P_0x6000036157c0 .param/l "STRIDE" 0 5 4, +C4<00000000000000000000000000000011>;
v0x600003118120_0 .net "data_in", 23 0, L_0x6000032106e0;  alias, 1 drivers
v0x6000031181b0_0 .net "data_stride", 7 0, L_0x600003214b40;  1 drivers
v0x600003118240_0 .net "reduced_out", 0 0, L_0x600003214640;  1 drivers
S_0x121e36670 .scope generate, "genblk1" "genblk1" 5 23, 5 23 0, S_0x121e36500;
 .timescale 0 0;
L_0x600003214640 .reduce/and L_0x600003214b40;
S_0x121e35d90 .scope module, "stride_I" "STRIDE" 5 16, 6 1 0, S_0x121e36500;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 8 "strided_out";
P_0x600002d12500 .param/l "LEN" 0 6 3, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000>;
P_0x600002d12540 .param/l "STRIDE" 0 6 4, +C4<00000000000000000000000000000011>;
v0x600003118000_0 .net "in", 23 0, L_0x6000032106e0;  alias, 1 drivers
v0x600003118090_0 .net "strided_out", 7 0, L_0x600003214b40;  alias, 1 drivers
L_0x6000032146e0 .part L_0x6000032106e0, 0, 1;
L_0x600003214780 .part L_0x6000032106e0, 3, 1;
L_0x600003214820 .part L_0x6000032106e0, 6, 1;
L_0x6000032148c0 .part L_0x6000032106e0, 9, 1;
L_0x600003214960 .part L_0x6000032106e0, 12, 1;
L_0x600003214a00 .part L_0x6000032106e0, 15, 1;
L_0x600003214aa0 .part L_0x6000032106e0, 18, 1;
LS_0x600003214b40_0_0 .concat8 [ 1 1 1 1], L_0x6000032146e0, L_0x600003214780, L_0x600003214820, L_0x6000032148c0;
LS_0x600003214b40_0_4 .concat8 [ 1 1 1 1], L_0x600003214960, L_0x600003214a00, L_0x600003214aa0, L_0x600003214be0;
L_0x600003214b40 .concat8 [ 4 4 0 0], LS_0x600003214b40_0_0, LS_0x600003214b40_0_4;
L_0x600003214be0 .part L_0x6000032106e0, 21, 1;
S_0x121e35f00 .scope generate, "REDUCE_LOOP[0]" "REDUCE_LOOP[0]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161e840 .param/l "i" 1 6 24, +C4<00>;
S_0x121e34a50 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e35f00;
 .timescale 0 0;
v0x600003116640_0 .net *"_ivl_0", 0 0, L_0x6000032146e0;  1 drivers
S_0x121e34bc0 .scope generate, "REDUCE_LOOP[1]" "REDUCE_LOOP[1]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161e8c0 .param/l "i" 1 6 24, +C4<01>;
S_0x121e34d30 .scope generate, "REDUCE_LOOP[2]" "REDUCE_LOOP[2]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161e940 .param/l "i" 1 6 24, +C4<010>;
S_0x121e34ea0 .scope generate, "REDUCE_LOOP[3]" "REDUCE_LOOP[3]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161e9c0 .param/l "i" 1 6 24, +C4<011>;
S_0x121e342e0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e34ea0;
 .timescale 0 0;
v0x600003115ef0_0 .net *"_ivl_0", 0 0, L_0x600003214780;  1 drivers
S_0x121e34450 .scope generate, "REDUCE_LOOP[4]" "REDUCE_LOOP[4]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161ea80 .param/l "i" 1 6 24, +C4<0100>;
S_0x121e33b70 .scope generate, "REDUCE_LOOP[5]" "REDUCE_LOOP[5]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161eb00 .param/l "i" 1 6 24, +C4<0101>;
S_0x121e33ce0 .scope generate, "REDUCE_LOOP[6]" "REDUCE_LOOP[6]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161eb80 .param/l "i" 1 6 24, +C4<0110>;
S_0x121e33400 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e33ce0;
 .timescale 0 0;
v0x600003115d40_0 .net *"_ivl_0", 0 0, L_0x600003214820;  1 drivers
S_0x121e33570 .scope generate, "REDUCE_LOOP[7]" "REDUCE_LOOP[7]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161ec00 .param/l "i" 1 6 24, +C4<0111>;
S_0x121e32c90 .scope generate, "REDUCE_LOOP[8]" "REDUCE_LOOP[8]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161ea40 .param/l "i" 1 6 24, +C4<01000>;
S_0x121e32e00 .scope generate, "REDUCE_LOOP[9]" "REDUCE_LOOP[9]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161ecc0 .param/l "i" 1 6 24, +C4<01001>;
S_0x121e32520 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e32e00;
 .timescale 0 0;
v0x6000031155f0_0 .net *"_ivl_0", 0 0, L_0x6000032148c0;  1 drivers
S_0x121e32690 .scope generate, "REDUCE_LOOP[10]" "REDUCE_LOOP[10]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161ed40 .param/l "i" 1 6 24, +C4<01010>;
S_0x121e31db0 .scope generate, "REDUCE_LOOP[11]" "REDUCE_LOOP[11]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161edc0 .param/l "i" 1 6 24, +C4<01011>;
S_0x121e31f20 .scope generate, "REDUCE_LOOP[12]" "REDUCE_LOOP[12]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161ee40 .param/l "i" 1 6 24, +C4<01100>;
S_0x121e31640 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e31f20;
 .timescale 0 0;
v0x600003117de0_0 .net *"_ivl_0", 0 0, L_0x600003214960;  1 drivers
S_0x121e317b0 .scope generate, "REDUCE_LOOP[13]" "REDUCE_LOOP[13]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161eec0 .param/l "i" 1 6 24, +C4<01101>;
S_0x121e3f6b0 .scope generate, "REDUCE_LOOP[14]" "REDUCE_LOOP[14]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161ef40 .param/l "i" 1 6 24, +C4<01110>;
S_0x121e3f820 .scope generate, "REDUCE_LOOP[15]" "REDUCE_LOOP[15]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161efc0 .param/l "i" 1 6 24, +C4<01111>;
S_0x121e3f990 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e3f820;
 .timescale 0 0;
v0x600003117cc0_0 .net *"_ivl_0", 0 0, L_0x600003214a00;  1 drivers
S_0x121e3fb00 .scope generate, "REDUCE_LOOP[16]" "REDUCE_LOOP[16]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161f040 .param/l "i" 1 6 24, +C4<010000>;
S_0x121e3fc70 .scope generate, "REDUCE_LOOP[17]" "REDUCE_LOOP[17]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161f0c0 .param/l "i" 1 6 24, +C4<010001>;
S_0x121e3fde0 .scope generate, "REDUCE_LOOP[18]" "REDUCE_LOOP[18]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161f140 .param/l "i" 1 6 24, +C4<010010>;
S_0x121e3ef40 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e3fde0;
 .timescale 0 0;
v0x600003117f00_0 .net *"_ivl_0", 0 0, L_0x600003214aa0;  1 drivers
S_0x121e3f0b0 .scope generate, "REDUCE_LOOP[19]" "REDUCE_LOOP[19]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161f1c0 .param/l "i" 1 6 24, +C4<010011>;
S_0x121e3e7d0 .scope generate, "REDUCE_LOOP[20]" "REDUCE_LOOP[20]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161f240 .param/l "i" 1 6 24, +C4<010100>;
S_0x121e3e940 .scope generate, "REDUCE_LOOP[21]" "REDUCE_LOOP[21]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161f2c0 .param/l "i" 1 6 24, +C4<010101>;
S_0x121e3d8f0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e3e940;
 .timescale 0 0;
v0x600003117ba0_0 .net *"_ivl_0", 0 0, L_0x600003214be0;  1 drivers
S_0x121e3da60 .scope generate, "REDUCE_LOOP[22]" "REDUCE_LOOP[22]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161f340 .param/l "i" 1 6 24, +C4<010110>;
S_0x121e3d180 .scope generate, "REDUCE_LOOP[23]" "REDUCE_LOOP[23]" 6 24, 6 24 0, S_0x121e35d90;
 .timescale 0 0;
P_0x60000161f3c0 .param/l "i" 1 6 24, +C4<010111>;
S_0x121e3d2f0 .scope generate, "AND_GEN_LOOP_OUTER[1]" "AND_GEN_LOOP_OUTER[1]" 3 75, 3 75 0, S_0x121e04ba0;
 .timescale 0 0;
P_0x60000161f440 .param/l "p" 1 3 75, +C4<01>;
S_0x121e3ca10 .scope generate, "AND_GEN_LOOP_INNER[0]" "AND_GEN_LOOP_INNER[0]" 3 76, 3 76 0, S_0x121e3d2f0;
 .timescale 0 0;
P_0x60000161f4c0 .param/l "n" 1 3 76, +C4<00>;
S_0x121e3cb80 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e3ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161f540 .param/str "OP" 0 4 2, "and";
v0x600003118480_0 .net "cfg_in", 0 0, L_0x600003216300;  1 drivers
v0x600003118510_0 .net "data_in", 0 0, L_0x600003216260;  1 drivers
v0x6000031185a0_0 .net "data_out", 0 0, L_0x6000032161c0;  1 drivers
S_0x121e3c2a0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e3cb80;
 .timescale 0 0;
L_0x1280784d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815c00 .functor XNOR 1, L_0x600003216300, L_0x1280784d8, C4<0>, C4<0>;
v0x6000031182d0_0 .net/2u *"_ivl_0", 0 0, L_0x1280784d8;  1 drivers
v0x600003118360_0 .net *"_ivl_2", 0 0, L_0x600002815c00;  1 drivers
L_0x128078520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000031183f0_0 .net/2u *"_ivl_4", 0 0, L_0x128078520;  1 drivers
L_0x6000032161c0 .functor MUXZ 1, L_0x128078520, L_0x600003216260, L_0x600002815c00, C4<>;
S_0x121e3c410 .scope generate, "AND_GEN_LOOP_INNER[1]" "AND_GEN_LOOP_INNER[1]" 3 76, 3 76 0, S_0x121e3d2f0;
 .timescale 0 0;
P_0x60000161f5c0 .param/l "n" 1 3 76, +C4<01>;
S_0x121e3bb30 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e3c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161f640 .param/str "OP" 0 4 2, "and";
v0x6000031187e0_0 .net "cfg_in", 0 0, L_0x6000032164e0;  1 drivers
v0x600003118870_0 .net "data_in", 0 0, L_0x600003216440;  1 drivers
v0x600003118900_0 .net "data_out", 0 0, L_0x6000032163a0;  1 drivers
S_0x121e3bca0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e3bb30;
 .timescale 0 0;
L_0x128078568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815c70 .functor XNOR 1, L_0x6000032164e0, L_0x128078568, C4<0>, C4<0>;
v0x600003118630_0 .net/2u *"_ivl_0", 0 0, L_0x128078568;  1 drivers
v0x6000031186c0_0 .net *"_ivl_2", 0 0, L_0x600002815c70;  1 drivers
L_0x1280785b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003118750_0 .net/2u *"_ivl_4", 0 0, L_0x1280785b0;  1 drivers
L_0x6000032163a0 .functor MUXZ 1, L_0x1280785b0, L_0x600003216440, L_0x600002815c70, C4<>;
S_0x121e3b3c0 .scope generate, "AND_GEN_LOOP_INNER[2]" "AND_GEN_LOOP_INNER[2]" 3 76, 3 76 0, S_0x121e3d2f0;
 .timescale 0 0;
P_0x60000161f6c0 .param/l "n" 1 3 76, +C4<010>;
S_0x121e3b530 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e3b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161f740 .param/str "OP" 0 4 2, "and";
v0x600003118b40_0 .net "cfg_in", 0 0, L_0x6000032166c0;  1 drivers
v0x600003118bd0_0 .net "data_in", 0 0, L_0x600003216620;  1 drivers
v0x600003118c60_0 .net "data_out", 0 0, L_0x600003216580;  1 drivers
S_0x121e3ac50 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e3b530;
 .timescale 0 0;
L_0x1280785f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815ce0 .functor XNOR 1, L_0x6000032166c0, L_0x1280785f8, C4<0>, C4<0>;
v0x600003118990_0 .net/2u *"_ivl_0", 0 0, L_0x1280785f8;  1 drivers
v0x600003118a20_0 .net *"_ivl_2", 0 0, L_0x600002815ce0;  1 drivers
L_0x128078640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003118ab0_0 .net/2u *"_ivl_4", 0 0, L_0x128078640;  1 drivers
L_0x600003216580 .functor MUXZ 1, L_0x128078640, L_0x600003216620, L_0x600002815ce0, C4<>;
S_0x121e3adc0 .scope generate, "AND_GEN_LOOP_INNER[3]" "AND_GEN_LOOP_INNER[3]" 3 76, 3 76 0, S_0x121e3d2f0;
 .timescale 0 0;
P_0x60000161f7c0 .param/l "n" 1 3 76, +C4<011>;
S_0x121e40260 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e3adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161f840 .param/str "OP" 0 4 2, "and";
v0x600003118ea0_0 .net "cfg_in", 0 0, L_0x6000032168a0;  1 drivers
v0x600003118f30_0 .net "data_in", 0 0, L_0x600003216800;  1 drivers
v0x600003118fc0_0 .net "data_out", 0 0, L_0x600003216760;  1 drivers
S_0x121e403d0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e40260;
 .timescale 0 0;
L_0x128078688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815d50 .functor XNOR 1, L_0x6000032168a0, L_0x128078688, C4<0>, C4<0>;
v0x600003118cf0_0 .net/2u *"_ivl_0", 0 0, L_0x128078688;  1 drivers
v0x600003118d80_0 .net *"_ivl_2", 0 0, L_0x600002815d50;  1 drivers
L_0x1280786d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003118e10_0 .net/2u *"_ivl_4", 0 0, L_0x1280786d0;  1 drivers
L_0x600003216760 .functor MUXZ 1, L_0x1280786d0, L_0x600003216800, L_0x600002815d50, C4<>;
S_0x121e40540 .scope generate, "AND_GEN_LOOP_INNER[4]" "AND_GEN_LOOP_INNER[4]" 3 76, 3 76 0, S_0x121e3d2f0;
 .timescale 0 0;
P_0x60000161f900 .param/l "n" 1 3 76, +C4<0100>;
S_0x121e406b0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e40540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161f980 .param/str "OP" 0 4 2, "and";
v0x600003119200_0 .net "cfg_in", 0 0, L_0x600003216a80;  1 drivers
v0x600003119290_0 .net "data_in", 0 0, L_0x6000032169e0;  1 drivers
v0x600003119320_0 .net "data_out", 0 0, L_0x600003216940;  1 drivers
S_0x121e40820 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e406b0;
 .timescale 0 0;
L_0x128078718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815dc0 .functor XNOR 1, L_0x600003216a80, L_0x128078718, C4<0>, C4<0>;
v0x600003119050_0 .net/2u *"_ivl_0", 0 0, L_0x128078718;  1 drivers
v0x6000031190e0_0 .net *"_ivl_2", 0 0, L_0x600002815dc0;  1 drivers
L_0x128078760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003119170_0 .net/2u *"_ivl_4", 0 0, L_0x128078760;  1 drivers
L_0x600003216940 .functor MUXZ 1, L_0x128078760, L_0x6000032169e0, L_0x600002815dc0, C4<>;
S_0x121e40990 .scope generate, "AND_GEN_LOOP_INNER[5]" "AND_GEN_LOOP_INNER[5]" 3 76, 3 76 0, S_0x121e3d2f0;
 .timescale 0 0;
P_0x60000161fa00 .param/l "n" 1 3 76, +C4<0101>;
S_0x121e40b00 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e40990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161fa80 .param/str "OP" 0 4 2, "and";
v0x600003119560_0 .net "cfg_in", 0 0, L_0x600003216c60;  1 drivers
v0x6000031195f0_0 .net "data_in", 0 0, L_0x600003216bc0;  1 drivers
v0x600003119680_0 .net "data_out", 0 0, L_0x600003216b20;  1 drivers
S_0x121e40c70 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e40b00;
 .timescale 0 0;
L_0x1280787a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815e30 .functor XNOR 1, L_0x600003216c60, L_0x1280787a8, C4<0>, C4<0>;
v0x6000031193b0_0 .net/2u *"_ivl_0", 0 0, L_0x1280787a8;  1 drivers
v0x600003119440_0 .net *"_ivl_2", 0 0, L_0x600002815e30;  1 drivers
L_0x1280787f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000031194d0_0 .net/2u *"_ivl_4", 0 0, L_0x1280787f0;  1 drivers
L_0x600003216b20 .functor MUXZ 1, L_0x1280787f0, L_0x600003216bc0, L_0x600002815e30, C4<>;
S_0x121e40de0 .scope generate, "AND_GEN_LOOP_INNER[6]" "AND_GEN_LOOP_INNER[6]" 3 76, 3 76 0, S_0x121e3d2f0;
 .timescale 0 0;
P_0x60000161fb00 .param/l "n" 1 3 76, +C4<0110>;
S_0x121e40f50 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e40de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161fb80 .param/str "OP" 0 4 2, "and";
v0x6000031198c0_0 .net "cfg_in", 0 0, L_0x600003216e40;  1 drivers
v0x600003119950_0 .net "data_in", 0 0, L_0x600003216da0;  1 drivers
v0x6000031199e0_0 .net "data_out", 0 0, L_0x600003216d00;  1 drivers
S_0x121e410c0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e40f50;
 .timescale 0 0;
L_0x128078838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815ea0 .functor XNOR 1, L_0x600003216e40, L_0x128078838, C4<0>, C4<0>;
v0x600003119710_0 .net/2u *"_ivl_0", 0 0, L_0x128078838;  1 drivers
v0x6000031197a0_0 .net *"_ivl_2", 0 0, L_0x600002815ea0;  1 drivers
L_0x128078880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003119830_0 .net/2u *"_ivl_4", 0 0, L_0x128078880;  1 drivers
L_0x600003216d00 .functor MUXZ 1, L_0x128078880, L_0x600003216da0, L_0x600002815ea0, C4<>;
S_0x121e41230 .scope generate, "AND_GEN_LOOP_INNER[7]" "AND_GEN_LOOP_INNER[7]" 3 76, 3 76 0, S_0x121e3d2f0;
 .timescale 0 0;
P_0x60000161fc00 .param/l "n" 1 3 76, +C4<0111>;
S_0x121e413a0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e41230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161fc80 .param/str "OP" 0 4 2, "and";
v0x600003119c20_0 .net "cfg_in", 0 0, L_0x600003217020;  1 drivers
v0x600003119cb0_0 .net "data_in", 0 0, L_0x600003216f80;  1 drivers
v0x600003119d40_0 .net "data_out", 0 0, L_0x600003216ee0;  1 drivers
S_0x121e41510 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e413a0;
 .timescale 0 0;
L_0x1280788c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815f10 .functor XNOR 1, L_0x600003217020, L_0x1280788c8, C4<0>, C4<0>;
v0x600003119a70_0 .net/2u *"_ivl_0", 0 0, L_0x1280788c8;  1 drivers
v0x600003119b00_0 .net *"_ivl_2", 0 0, L_0x600002815f10;  1 drivers
L_0x128078910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003119b90_0 .net/2u *"_ivl_4", 0 0, L_0x128078910;  1 drivers
L_0x600003216ee0 .functor MUXZ 1, L_0x128078910, L_0x600003216f80, L_0x600002815f10, C4<>;
S_0x121e41680 .scope module, "reduce_and_I" "REDUCE" 3 88, 5 1 0, S_0x121e3d2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "data_in";
    .port_info 1 /OUTPUT 1 "reduced_out";
P_0x600003615800 .param/l "LEN" 0 5 3, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000>;
P_0x600003615840 .param/str "OPERATION" 0 5 2, "and";
P_0x600003615880 .param/l "STRIDE" 0 5 4, +C4<00000000000000000000000000000011>;
v0x60000311a370_0 .net "data_in", 23 0, L_0x6000032106e0;  alias, 1 drivers
v0x60000311a400_0 .net "data_stride", 7 0, L_0x600003216080;  1 drivers
v0x60000311a490_0 .net "reduced_out", 0 0, L_0x600003215b80;  1 drivers
S_0x121e417f0 .scope generate, "genblk1" "genblk1" 5 23, 5 23 0, S_0x121e41680;
 .timescale 0 0;
L_0x600003215b80 .reduce/and L_0x600003216080;
S_0x121e41970 .scope module, "stride_I" "STRIDE" 5 16, 6 1 0, S_0x121e41680;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 8 "strided_out";
P_0x600002d12700 .param/l "LEN" 0 6 3, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000>;
P_0x600002d12740 .param/l "STRIDE" 0 6 4, +C4<00000000000000000000000000000011>;
v0x60000311a250_0 .net "in", 23 0, L_0x6000032106e0;  alias, 1 drivers
v0x60000311a2e0_0 .net "strided_out", 7 0, L_0x600003216080;  alias, 1 drivers
L_0x600003215c20 .part L_0x6000032106e0, 0, 1;
L_0x600003215cc0 .part L_0x6000032106e0, 3, 1;
L_0x600003215d60 .part L_0x6000032106e0, 6, 1;
L_0x600003215e00 .part L_0x6000032106e0, 9, 1;
L_0x600003215ea0 .part L_0x6000032106e0, 12, 1;
L_0x600003215f40 .part L_0x6000032106e0, 15, 1;
L_0x600003215fe0 .part L_0x6000032106e0, 18, 1;
LS_0x600003216080_0_0 .concat8 [ 1 1 1 1], L_0x600003215c20, L_0x600003215cc0, L_0x600003215d60, L_0x600003215e00;
LS_0x600003216080_0_4 .concat8 [ 1 1 1 1], L_0x600003215ea0, L_0x600003215f40, L_0x600003215fe0, L_0x600003216120;
L_0x600003216080 .concat8 [ 4 4 0 0], LS_0x600003216080_0_0, LS_0x600003216080_0_4;
L_0x600003216120 .part L_0x6000032106e0, 21, 1;
S_0x121e41ae0 .scope generate, "REDUCE_LOOP[0]" "REDUCE_LOOP[0]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x60000161fe00 .param/l "i" 1 6 24, +C4<00>;
S_0x121e41c60 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e41ae0;
 .timescale 0 0;
v0x600003119dd0_0 .net *"_ivl_0", 0 0, L_0x600003215c20;  1 drivers
S_0x121e41dd0 .scope generate, "REDUCE_LOOP[1]" "REDUCE_LOOP[1]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x60000161fe80 .param/l "i" 1 6 24, +C4<01>;
S_0x121e41f40 .scope generate, "REDUCE_LOOP[2]" "REDUCE_LOOP[2]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x60000161ff00 .param/l "i" 1 6 24, +C4<010>;
S_0x121e420b0 .scope generate, "REDUCE_LOOP[3]" "REDUCE_LOOP[3]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x60000161ff80 .param/l "i" 1 6 24, +C4<011>;
S_0x121e42220 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e420b0;
 .timescale 0 0;
v0x600003119e60_0 .net *"_ivl_0", 0 0, L_0x600003215cc0;  1 drivers
S_0x121e42390 .scope generate, "REDUCE_LOOP[4]" "REDUCE_LOOP[4]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618040 .param/l "i" 1 6 24, +C4<0100>;
S_0x121e42500 .scope generate, "REDUCE_LOOP[5]" "REDUCE_LOOP[5]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x6000016180c0 .param/l "i" 1 6 24, +C4<0101>;
S_0x121e42670 .scope generate, "REDUCE_LOOP[6]" "REDUCE_LOOP[6]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618140 .param/l "i" 1 6 24, +C4<0110>;
S_0x121e427e0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e42670;
 .timescale 0 0;
v0x600003119ef0_0 .net *"_ivl_0", 0 0, L_0x600003215d60;  1 drivers
S_0x121e42950 .scope generate, "REDUCE_LOOP[7]" "REDUCE_LOOP[7]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x6000016181c0 .param/l "i" 1 6 24, +C4<0111>;
S_0x121e42ac0 .scope generate, "REDUCE_LOOP[8]" "REDUCE_LOOP[8]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618000 .param/l "i" 1 6 24, +C4<01000>;
S_0x121e42c30 .scope generate, "REDUCE_LOOP[9]" "REDUCE_LOOP[9]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618280 .param/l "i" 1 6 24, +C4<01001>;
S_0x121e42da0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e42c30;
 .timescale 0 0;
v0x600003119f80_0 .net *"_ivl_0", 0 0, L_0x600003215e00;  1 drivers
S_0x121e42f10 .scope generate, "REDUCE_LOOP[10]" "REDUCE_LOOP[10]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618300 .param/l "i" 1 6 24, +C4<01010>;
S_0x121e43080 .scope generate, "REDUCE_LOOP[11]" "REDUCE_LOOP[11]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618380 .param/l "i" 1 6 24, +C4<01011>;
S_0x121e431f0 .scope generate, "REDUCE_LOOP[12]" "REDUCE_LOOP[12]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618400 .param/l "i" 1 6 24, +C4<01100>;
S_0x121e43360 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e431f0;
 .timescale 0 0;
v0x60000311a010_0 .net *"_ivl_0", 0 0, L_0x600003215ea0;  1 drivers
S_0x121e434d0 .scope generate, "REDUCE_LOOP[13]" "REDUCE_LOOP[13]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618480 .param/l "i" 1 6 24, +C4<01101>;
S_0x121e43640 .scope generate, "REDUCE_LOOP[14]" "REDUCE_LOOP[14]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618500 .param/l "i" 1 6 24, +C4<01110>;
S_0x121e437b0 .scope generate, "REDUCE_LOOP[15]" "REDUCE_LOOP[15]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618580 .param/l "i" 1 6 24, +C4<01111>;
S_0x121e43920 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e437b0;
 .timescale 0 0;
v0x60000311a0a0_0 .net *"_ivl_0", 0 0, L_0x600003215f40;  1 drivers
S_0x121e43a90 .scope generate, "REDUCE_LOOP[16]" "REDUCE_LOOP[16]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618600 .param/l "i" 1 6 24, +C4<010000>;
S_0x121e43c00 .scope generate, "REDUCE_LOOP[17]" "REDUCE_LOOP[17]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618680 .param/l "i" 1 6 24, +C4<010001>;
S_0x121e43d70 .scope generate, "REDUCE_LOOP[18]" "REDUCE_LOOP[18]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618700 .param/l "i" 1 6 24, +C4<010010>;
S_0x121e43ee0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e43d70;
 .timescale 0 0;
v0x60000311a130_0 .net *"_ivl_0", 0 0, L_0x600003215fe0;  1 drivers
S_0x121e44050 .scope generate, "REDUCE_LOOP[19]" "REDUCE_LOOP[19]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618780 .param/l "i" 1 6 24, +C4<010011>;
S_0x121e441c0 .scope generate, "REDUCE_LOOP[20]" "REDUCE_LOOP[20]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618800 .param/l "i" 1 6 24, +C4<010100>;
S_0x121e44330 .scope generate, "REDUCE_LOOP[21]" "REDUCE_LOOP[21]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618880 .param/l "i" 1 6 24, +C4<010101>;
S_0x121e444a0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e44330;
 .timescale 0 0;
v0x60000311a1c0_0 .net *"_ivl_0", 0 0, L_0x600003216120;  1 drivers
S_0x121e44610 .scope generate, "REDUCE_LOOP[22]" "REDUCE_LOOP[22]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618900 .param/l "i" 1 6 24, +C4<010110>;
S_0x121e44780 .scope generate, "REDUCE_LOOP[23]" "REDUCE_LOOP[23]" 6 24, 6 24 0, S_0x121e41970;
 .timescale 0 0;
P_0x600001618980 .param/l "i" 1 6 24, +C4<010111>;
S_0x121e448f0 .scope generate, "AND_GEN_LOOP_OUTER[2]" "AND_GEN_LOOP_OUTER[2]" 3 75, 3 75 0, S_0x121e04ba0;
 .timescale 0 0;
P_0x600001618a40 .param/l "p" 1 3 75, +C4<010>;
S_0x121e44a60 .scope generate, "AND_GEN_LOOP_INNER[0]" "AND_GEN_LOOP_INNER[0]" 3 76, 3 76 0, S_0x121e448f0;
 .timescale 0 0;
P_0x600001618ac0 .param/l "n" 1 3 76, +C4<00>;
S_0x121e44bd0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e44a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001618b40 .param/str "OP" 0 4 2, "and";
v0x60000311a6d0_0 .net "cfg_in", 0 0, L_0x6000032178e0;  1 drivers
v0x60000311a760_0 .net "data_in", 0 0, L_0x600003217840;  1 drivers
v0x60000311a7f0_0 .net "data_out", 0 0, L_0x6000032177a0;  1 drivers
S_0x121e44d40 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e44bd0;
 .timescale 0 0;
L_0x128078958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815f80 .functor XNOR 1, L_0x6000032178e0, L_0x128078958, C4<0>, C4<0>;
v0x60000311a520_0 .net/2u *"_ivl_0", 0 0, L_0x128078958;  1 drivers
v0x60000311a5b0_0 .net *"_ivl_2", 0 0, L_0x600002815f80;  1 drivers
L_0x1280789a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311a640_0 .net/2u *"_ivl_4", 0 0, L_0x1280789a0;  1 drivers
L_0x6000032177a0 .functor MUXZ 1, L_0x1280789a0, L_0x600003217840, L_0x600002815f80, C4<>;
S_0x121e44eb0 .scope generate, "AND_GEN_LOOP_INNER[1]" "AND_GEN_LOOP_INNER[1]" 3 76, 3 76 0, S_0x121e448f0;
 .timescale 0 0;
P_0x600001618bc0 .param/l "n" 1 3 76, +C4<01>;
S_0x121e45020 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e44eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001618c40 .param/str "OP" 0 4 2, "and";
v0x60000311aa30_0 .net "cfg_in", 0 0, L_0x600003217ac0;  1 drivers
v0x60000311aac0_0 .net "data_in", 0 0, L_0x600003217a20;  1 drivers
v0x60000311ab50_0 .net "data_out", 0 0, L_0x600003217980;  1 drivers
S_0x121e45190 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e45020;
 .timescale 0 0;
L_0x1280789e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002815ff0 .functor XNOR 1, L_0x600003217ac0, L_0x1280789e8, C4<0>, C4<0>;
v0x60000311a880_0 .net/2u *"_ivl_0", 0 0, L_0x1280789e8;  1 drivers
v0x60000311a910_0 .net *"_ivl_2", 0 0, L_0x600002815ff0;  1 drivers
L_0x128078a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311a9a0_0 .net/2u *"_ivl_4", 0 0, L_0x128078a30;  1 drivers
L_0x600003217980 .functor MUXZ 1, L_0x128078a30, L_0x600003217a20, L_0x600002815ff0, C4<>;
S_0x121e45300 .scope generate, "AND_GEN_LOOP_INNER[2]" "AND_GEN_LOOP_INNER[2]" 3 76, 3 76 0, S_0x121e448f0;
 .timescale 0 0;
P_0x600001618cc0 .param/l "n" 1 3 76, +C4<010>;
S_0x121e45470 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e45300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001618d40 .param/str "OP" 0 4 2, "and";
v0x60000311ad90_0 .net "cfg_in", 0 0, L_0x600003217ca0;  1 drivers
v0x60000311ae20_0 .net "data_in", 0 0, L_0x600003217c00;  1 drivers
v0x60000311aeb0_0 .net "data_out", 0 0, L_0x600003217b60;  1 drivers
S_0x121e455e0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e45470;
 .timescale 0 0;
L_0x128078a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002816060 .functor XNOR 1, L_0x600003217ca0, L_0x128078a78, C4<0>, C4<0>;
v0x60000311abe0_0 .net/2u *"_ivl_0", 0 0, L_0x128078a78;  1 drivers
v0x60000311ac70_0 .net *"_ivl_2", 0 0, L_0x600002816060;  1 drivers
L_0x128078ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311ad00_0 .net/2u *"_ivl_4", 0 0, L_0x128078ac0;  1 drivers
L_0x600003217b60 .functor MUXZ 1, L_0x128078ac0, L_0x600003217c00, L_0x600002816060, C4<>;
S_0x121e45750 .scope generate, "AND_GEN_LOOP_INNER[3]" "AND_GEN_LOOP_INNER[3]" 3 76, 3 76 0, S_0x121e448f0;
 .timescale 0 0;
P_0x600001618dc0 .param/l "n" 1 3 76, +C4<011>;
S_0x121e458c0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e45750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001618e40 .param/str "OP" 0 4 2, "and";
v0x60000311b0f0_0 .net "cfg_in", 0 0, L_0x600003217e80;  1 drivers
v0x60000311b180_0 .net "data_in", 0 0, L_0x600003217de0;  1 drivers
v0x60000311b210_0 .net "data_out", 0 0, L_0x600003217d40;  1 drivers
S_0x121e45a30 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e458c0;
 .timescale 0 0;
L_0x128078b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000028160d0 .functor XNOR 1, L_0x600003217e80, L_0x128078b08, C4<0>, C4<0>;
v0x60000311af40_0 .net/2u *"_ivl_0", 0 0, L_0x128078b08;  1 drivers
v0x60000311afd0_0 .net *"_ivl_2", 0 0, L_0x6000028160d0;  1 drivers
L_0x128078b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311b060_0 .net/2u *"_ivl_4", 0 0, L_0x128078b50;  1 drivers
L_0x600003217d40 .functor MUXZ 1, L_0x128078b50, L_0x600003217de0, L_0x6000028160d0, C4<>;
S_0x121e45ba0 .scope generate, "AND_GEN_LOOP_INNER[4]" "AND_GEN_LOOP_INNER[4]" 3 76, 3 76 0, S_0x121e448f0;
 .timescale 0 0;
P_0x600001618f00 .param/l "n" 1 3 76, +C4<0100>;
S_0x121e45d10 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001618f80 .param/str "OP" 0 4 2, "and";
v0x60000311b450_0 .net "cfg_in", 0 0, L_0x6000032100a0;  1 drivers
v0x60000311b4e0_0 .net "data_in", 0 0, L_0x600003210000;  1 drivers
v0x60000311b570_0 .net "data_out", 0 0, L_0x600003217f20;  1 drivers
S_0x121e45e80 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e45d10;
 .timescale 0 0;
L_0x128078b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002816140 .functor XNOR 1, L_0x6000032100a0, L_0x128078b98, C4<0>, C4<0>;
v0x60000311b2a0_0 .net/2u *"_ivl_0", 0 0, L_0x128078b98;  1 drivers
v0x60000311b330_0 .net *"_ivl_2", 0 0, L_0x600002816140;  1 drivers
L_0x128078be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311b3c0_0 .net/2u *"_ivl_4", 0 0, L_0x128078be0;  1 drivers
L_0x600003217f20 .functor MUXZ 1, L_0x128078be0, L_0x600003210000, L_0x600002816140, C4<>;
S_0x121e45ff0 .scope generate, "AND_GEN_LOOP_INNER[5]" "AND_GEN_LOOP_INNER[5]" 3 76, 3 76 0, S_0x121e448f0;
 .timescale 0 0;
P_0x600001619000 .param/l "n" 1 3 76, +C4<0101>;
S_0x121e46160 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e45ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001619080 .param/str "OP" 0 4 2, "and";
v0x60000311b7b0_0 .net "cfg_in", 0 0, L_0x600003210280;  1 drivers
v0x60000311b840_0 .net "data_in", 0 0, L_0x6000032101e0;  1 drivers
v0x60000311b8d0_0 .net "data_out", 0 0, L_0x600003210140;  1 drivers
S_0x121e462d0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e46160;
 .timescale 0 0;
L_0x128078c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000028161b0 .functor XNOR 1, L_0x600003210280, L_0x128078c28, C4<0>, C4<0>;
v0x60000311b600_0 .net/2u *"_ivl_0", 0 0, L_0x128078c28;  1 drivers
v0x60000311b690_0 .net *"_ivl_2", 0 0, L_0x6000028161b0;  1 drivers
L_0x128078c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311b720_0 .net/2u *"_ivl_4", 0 0, L_0x128078c70;  1 drivers
L_0x600003210140 .functor MUXZ 1, L_0x128078c70, L_0x6000032101e0, L_0x6000028161b0, C4<>;
S_0x121e46440 .scope generate, "AND_GEN_LOOP_INNER[6]" "AND_GEN_LOOP_INNER[6]" 3 76, 3 76 0, S_0x121e448f0;
 .timescale 0 0;
P_0x600001619100 .param/l "n" 1 3 76, +C4<0110>;
S_0x121e465b0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e46440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001619180 .param/str "OP" 0 4 2, "and";
v0x60000311bb10_0 .net "cfg_in", 0 0, L_0x600003210460;  1 drivers
v0x60000311bba0_0 .net "data_in", 0 0, L_0x6000032103c0;  1 drivers
v0x60000311bc30_0 .net "data_out", 0 0, L_0x600003210320;  1 drivers
S_0x121e46720 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e465b0;
 .timescale 0 0;
L_0x128078cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002816220 .functor XNOR 1, L_0x600003210460, L_0x128078cb8, C4<0>, C4<0>;
v0x60000311b960_0 .net/2u *"_ivl_0", 0 0, L_0x128078cb8;  1 drivers
v0x60000311b9f0_0 .net *"_ivl_2", 0 0, L_0x600002816220;  1 drivers
L_0x128078d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311ba80_0 .net/2u *"_ivl_4", 0 0, L_0x128078d00;  1 drivers
L_0x600003210320 .functor MUXZ 1, L_0x128078d00, L_0x6000032103c0, L_0x600002816220, C4<>;
S_0x121e46890 .scope generate, "AND_GEN_LOOP_INNER[7]" "AND_GEN_LOOP_INNER[7]" 3 76, 3 76 0, S_0x121e448f0;
 .timescale 0 0;
P_0x600001619200 .param/l "n" 1 3 76, +C4<0111>;
S_0x121e46a00 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x121e46890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001619280 .param/str "OP" 0 4 2, "and";
v0x60000311be70_0 .net "cfg_in", 0 0, L_0x600003210640;  1 drivers
v0x60000311bf00_0 .net "data_in", 0 0, L_0x6000032105a0;  1 drivers
v0x600003104000_0 .net "data_out", 0 0, L_0x600003210500;  1 drivers
S_0x121e46b70 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x121e46a00;
 .timescale 0 0;
L_0x128078d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002816290 .functor XNOR 1, L_0x600003210640, L_0x128078d48, C4<0>, C4<0>;
v0x60000311bcc0_0 .net/2u *"_ivl_0", 0 0, L_0x128078d48;  1 drivers
v0x60000311bd50_0 .net *"_ivl_2", 0 0, L_0x600002816290;  1 drivers
L_0x128078d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000311bde0_0 .net/2u *"_ivl_4", 0 0, L_0x128078d90;  1 drivers
L_0x600003210500 .functor MUXZ 1, L_0x128078d90, L_0x6000032105a0, L_0x600002816290, C4<>;
S_0x121e46ce0 .scope module, "reduce_and_I" "REDUCE" 3 88, 5 1 0, S_0x121e448f0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "data_in";
    .port_info 1 /OUTPUT 1 "reduced_out";
P_0x6000036158c0 .param/l "LEN" 0 5 3, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000>;
P_0x600003615900 .param/str "OPERATION" 0 5 2, "and";
P_0x600003615940 .param/l "STRIDE" 0 5 4, +C4<00000000000000000000000000000011>;
v0x600003104630_0 .net "data_in", 23 0, L_0x6000032106e0;  alias, 1 drivers
v0x6000031046c0_0 .net "data_stride", 7 0, L_0x6000032175c0;  1 drivers
v0x600003104750_0 .net "reduced_out", 0 0, L_0x6000032170c0;  1 drivers
S_0x121e46e50 .scope generate, "genblk1" "genblk1" 5 23, 5 23 0, S_0x121e46ce0;
 .timescale 0 0;
L_0x6000032170c0 .reduce/and L_0x6000032175c0;
S_0x121e46fd0 .scope module, "stride_I" "STRIDE" 5 16, 6 1 0, S_0x121e46ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 8 "strided_out";
P_0x600002d12800 .param/l "LEN" 0 6 3, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000>;
P_0x600002d12840 .param/l "STRIDE" 0 6 4, +C4<00000000000000000000000000000011>;
v0x600003104510_0 .net "in", 23 0, L_0x6000032106e0;  alias, 1 drivers
v0x6000031045a0_0 .net "strided_out", 7 0, L_0x6000032175c0;  alias, 1 drivers
L_0x600003217160 .part L_0x6000032106e0, 0, 1;
L_0x600003217200 .part L_0x6000032106e0, 3, 1;
L_0x6000032172a0 .part L_0x6000032106e0, 6, 1;
L_0x600003217340 .part L_0x6000032106e0, 9, 1;
L_0x6000032173e0 .part L_0x6000032106e0, 12, 1;
L_0x600003217480 .part L_0x6000032106e0, 15, 1;
L_0x600003217520 .part L_0x6000032106e0, 18, 1;
LS_0x6000032175c0_0_0 .concat8 [ 1 1 1 1], L_0x600003217160, L_0x600003217200, L_0x6000032172a0, L_0x600003217340;
LS_0x6000032175c0_0_4 .concat8 [ 1 1 1 1], L_0x6000032173e0, L_0x600003217480, L_0x600003217520, L_0x600003217660;
L_0x6000032175c0 .concat8 [ 4 4 0 0], LS_0x6000032175c0_0_0, LS_0x6000032175c0_0_4;
L_0x600003217660 .part L_0x6000032106e0, 21, 1;
S_0x121e47140 .scope generate, "REDUCE_LOOP[0]" "REDUCE_LOOP[0]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619400 .param/l "i" 1 6 24, +C4<00>;
S_0x121e472c0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e47140;
 .timescale 0 0;
v0x600003104090_0 .net *"_ivl_0", 0 0, L_0x600003217160;  1 drivers
S_0x121e47430 .scope generate, "REDUCE_LOOP[1]" "REDUCE_LOOP[1]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619480 .param/l "i" 1 6 24, +C4<01>;
S_0x121e475a0 .scope generate, "REDUCE_LOOP[2]" "REDUCE_LOOP[2]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619500 .param/l "i" 1 6 24, +C4<010>;
S_0x121e47710 .scope generate, "REDUCE_LOOP[3]" "REDUCE_LOOP[3]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619580 .param/l "i" 1 6 24, +C4<011>;
S_0x121e47880 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e47710;
 .timescale 0 0;
v0x600003104120_0 .net *"_ivl_0", 0 0, L_0x600003217200;  1 drivers
S_0x121e479f0 .scope generate, "REDUCE_LOOP[4]" "REDUCE_LOOP[4]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619640 .param/l "i" 1 6 24, +C4<0100>;
S_0x121e47b60 .scope generate, "REDUCE_LOOP[5]" "REDUCE_LOOP[5]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x6000016196c0 .param/l "i" 1 6 24, +C4<0101>;
S_0x121e47cd0 .scope generate, "REDUCE_LOOP[6]" "REDUCE_LOOP[6]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619740 .param/l "i" 1 6 24, +C4<0110>;
S_0x121e47e40 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e47cd0;
 .timescale 0 0;
v0x6000031041b0_0 .net *"_ivl_0", 0 0, L_0x6000032172a0;  1 drivers
S_0x121e47fb0 .scope generate, "REDUCE_LOOP[7]" "REDUCE_LOOP[7]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x6000016197c0 .param/l "i" 1 6 24, +C4<0111>;
S_0x121e48120 .scope generate, "REDUCE_LOOP[8]" "REDUCE_LOOP[8]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619600 .param/l "i" 1 6 24, +C4<01000>;
S_0x121e48290 .scope generate, "REDUCE_LOOP[9]" "REDUCE_LOOP[9]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619880 .param/l "i" 1 6 24, +C4<01001>;
S_0x121e48400 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e48290;
 .timescale 0 0;
v0x600003104240_0 .net *"_ivl_0", 0 0, L_0x600003217340;  1 drivers
S_0x121e48570 .scope generate, "REDUCE_LOOP[10]" "REDUCE_LOOP[10]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619900 .param/l "i" 1 6 24, +C4<01010>;
S_0x121e486e0 .scope generate, "REDUCE_LOOP[11]" "REDUCE_LOOP[11]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619980 .param/l "i" 1 6 24, +C4<01011>;
S_0x121e48850 .scope generate, "REDUCE_LOOP[12]" "REDUCE_LOOP[12]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619a00 .param/l "i" 1 6 24, +C4<01100>;
S_0x121e489c0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e48850;
 .timescale 0 0;
v0x6000031042d0_0 .net *"_ivl_0", 0 0, L_0x6000032173e0;  1 drivers
S_0x121e48b30 .scope generate, "REDUCE_LOOP[13]" "REDUCE_LOOP[13]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619a80 .param/l "i" 1 6 24, +C4<01101>;
S_0x121e48ca0 .scope generate, "REDUCE_LOOP[14]" "REDUCE_LOOP[14]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619b00 .param/l "i" 1 6 24, +C4<01110>;
S_0x121e48e10 .scope generate, "REDUCE_LOOP[15]" "REDUCE_LOOP[15]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619b80 .param/l "i" 1 6 24, +C4<01111>;
S_0x121e48f80 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e48e10;
 .timescale 0 0;
v0x600003104360_0 .net *"_ivl_0", 0 0, L_0x600003217480;  1 drivers
S_0x121e490f0 .scope generate, "REDUCE_LOOP[16]" "REDUCE_LOOP[16]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619c00 .param/l "i" 1 6 24, +C4<010000>;
S_0x121e49260 .scope generate, "REDUCE_LOOP[17]" "REDUCE_LOOP[17]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619c80 .param/l "i" 1 6 24, +C4<010001>;
S_0x121e493d0 .scope generate, "REDUCE_LOOP[18]" "REDUCE_LOOP[18]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619d00 .param/l "i" 1 6 24, +C4<010010>;
S_0x121e49540 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e493d0;
 .timescale 0 0;
v0x6000031043f0_0 .net *"_ivl_0", 0 0, L_0x600003217520;  1 drivers
S_0x121e496b0 .scope generate, "REDUCE_LOOP[19]" "REDUCE_LOOP[19]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619d80 .param/l "i" 1 6 24, +C4<010011>;
S_0x121e49820 .scope generate, "REDUCE_LOOP[20]" "REDUCE_LOOP[20]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619e00 .param/l "i" 1 6 24, +C4<010100>;
S_0x121e49990 .scope generate, "REDUCE_LOOP[21]" "REDUCE_LOOP[21]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619e80 .param/l "i" 1 6 24, +C4<010101>;
S_0x121e49b00 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e49990;
 .timescale 0 0;
v0x600003104480_0 .net *"_ivl_0", 0 0, L_0x600003217660;  1 drivers
S_0x121e49c70 .scope generate, "REDUCE_LOOP[22]" "REDUCE_LOOP[22]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619f00 .param/l "i" 1 6 24, +C4<010110>;
S_0x121e49de0 .scope generate, "REDUCE_LOOP[23]" "REDUCE_LOOP[23]" 6 24, 6 24 0, S_0x121e46fd0;
 .timescale 0 0;
P_0x600001619f80 .param/l "i" 1 6 24, +C4<010111>;
S_0x121e49f50 .scope generate, "OR_GEN_LOOP_OUTER[0]" "OR_GEN_LOOP_OUTER[0]" 3 99, 3 99 0, S_0x121e04ba0;
 .timescale 0 0;
P_0x600001618a00 .param/l "m" 1 3 99, +C4<00>;
S_0x121e4a0c0 .scope generate, "OR_GEN_LOOP_INNER[0]" "OR_GEN_LOOP_INNER[0]" 3 100, 3 100 0, S_0x121e49f50;
 .timescale 0 0;
P_0x60000161a040 .param/l "p" 1 3 100, +C4<00>;
S_0x121e4a230 .scope module, "cp" "CROSSPOINT" 3 103, 4 1 0, S_0x121e4a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161a0c0 .param/str "OP" 0 4 2, "or";
v0x600003104990_0 .net "cfg_in", 0 0, L_0x600003210be0;  1 drivers
v0x600003104a20_0 .net "data_in", 0 0, L_0x600003210b40;  1 drivers
v0x600003104ab0_0 .net "data_out", 0 0, L_0x600003210aa0;  1 drivers
S_0x121e4a3a0 .scope generate, "genblk1" "genblk1" 4 13, 4 13 0, S_0x121e4a230;
 .timescale 0 0;
L_0x128078dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002816300 .functor XNOR 1, L_0x600003210be0, L_0x128078dd8, C4<0>, C4<0>;
v0x6000031047e0_0 .net/2u *"_ivl_0", 0 0, L_0x128078dd8;  1 drivers
v0x600003104870_0 .net *"_ivl_2", 0 0, L_0x600002816300;  1 drivers
L_0x128078e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003104900_0 .net/2u *"_ivl_4", 0 0, L_0x128078e20;  1 drivers
L_0x600003210aa0 .functor MUXZ 1, L_0x128078e20, L_0x600003210b40, L_0x600002816300, C4<>;
S_0x121e4a510 .scope generate, "OR_GEN_LOOP_INNER[1]" "OR_GEN_LOOP_INNER[1]" 3 100, 3 100 0, S_0x121e49f50;
 .timescale 0 0;
P_0x60000161a140 .param/l "p" 1 3 100, +C4<01>;
S_0x121e4a680 .scope module, "cp" "CROSSPOINT" 3 103, 4 1 0, S_0x121e4a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161a1c0 .param/str "OP" 0 4 2, "or";
v0x600003104cf0_0 .net "cfg_in", 0 0, L_0x600003210dc0;  1 drivers
v0x600003104d80_0 .net "data_in", 0 0, L_0x600003210d20;  1 drivers
v0x600003104e10_0 .net "data_out", 0 0, L_0x600003210c80;  1 drivers
S_0x121e4a7f0 .scope generate, "genblk1" "genblk1" 4 13, 4 13 0, S_0x121e4a680;
 .timescale 0 0;
L_0x128078e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002816370 .functor XNOR 1, L_0x600003210dc0, L_0x128078e68, C4<0>, C4<0>;
v0x600003104b40_0 .net/2u *"_ivl_0", 0 0, L_0x128078e68;  1 drivers
v0x600003104bd0_0 .net *"_ivl_2", 0 0, L_0x600002816370;  1 drivers
L_0x128078eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003104c60_0 .net/2u *"_ivl_4", 0 0, L_0x128078eb0;  1 drivers
L_0x600003210c80 .functor MUXZ 1, L_0x128078eb0, L_0x600003210d20, L_0x600002816370, C4<>;
S_0x121e4a960 .scope generate, "OR_GEN_LOOP_INNER[2]" "OR_GEN_LOOP_INNER[2]" 3 100, 3 100 0, S_0x121e49f50;
 .timescale 0 0;
P_0x60000161a240 .param/l "p" 1 3 100, +C4<010>;
S_0x121e4aad0 .scope module, "cp" "CROSSPOINT" 3 103, 4 1 0, S_0x121e4a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x60000161a2c0 .param/str "OP" 0 4 2, "or";
v0x600003105050_0 .net "cfg_in", 0 0, L_0x600003210fa0;  1 drivers
v0x6000031050e0_0 .net "data_in", 0 0, L_0x600003210f00;  1 drivers
v0x600003105170_0 .net "data_out", 0 0, L_0x600003210e60;  1 drivers
S_0x121e4ac40 .scope generate, "genblk1" "genblk1" 4 13, 4 13 0, S_0x121e4aad0;
 .timescale 0 0;
L_0x128078ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000028163e0 .functor XNOR 1, L_0x600003210fa0, L_0x128078ef8, C4<0>, C4<0>;
v0x600003104ea0_0 .net/2u *"_ivl_0", 0 0, L_0x128078ef8;  1 drivers
v0x600003104f30_0 .net *"_ivl_2", 0 0, L_0x6000028163e0;  1 drivers
L_0x128078f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003104fc0_0 .net/2u *"_ivl_4", 0 0, L_0x128078f40;  1 drivers
L_0x600003210e60 .functor MUXZ 1, L_0x128078f40, L_0x600003210f00, L_0x6000028163e0, C4<>;
S_0x121e4adb0 .scope module, "reduce_and_I" "REDUCE" 3 112, 5 1 0, S_0x121e49f50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "data_in";
    .port_info 1 /OUTPUT 1 "reduced_out";
P_0x600003615980 .param/l "LEN" 0 5 3, +C4<0000000000000000000000000000000000000000000000000000000000000011>;
P_0x6000036159c0 .param/str "OPERATION" 0 5 2, "or";
P_0x600003615a00 .param/l "STRIDE" 0 5 4, +C4<00000000000000000000000000000001>;
v0x6000031054d0_0 .net "data_in", 2 0, L_0x600003211040;  alias, 1 drivers
v0x600003105560_0 .net "data_stride", 2 0, L_0x600003210960;  1 drivers
v0x6000031055f0_0 .net "reduced_out", 0 0, L_0x600003210780;  alias, 1 drivers
S_0x121e4af20 .scope generate, "genblk1" "genblk1" 5 32, 5 32 0, S_0x121e4adb0;
 .timescale 0 0;
L_0x600003210780 .reduce/or L_0x600003210960;
S_0x121e4b090 .scope module, "stride_I" "STRIDE" 5 16, 6 1 0, S_0x121e4adb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 3 "strided_out";
P_0x600002d12900 .param/l "LEN" 0 6 3, +C4<0000000000000000000000000000000000000000000000000000000000000011>;
P_0x600002d12940 .param/l "STRIDE" 0 6 4, +C4<00000000000000000000000000000001>;
v0x6000031053b0_0 .net "in", 2 0, L_0x600003211040;  alias, 1 drivers
v0x600003105440_0 .net "strided_out", 2 0, L_0x600003210960;  alias, 1 drivers
L_0x600003210820 .part L_0x600003211040, 0, 1;
L_0x6000032108c0 .part L_0x600003211040, 1, 1;
L_0x600003210960 .concat8 [ 1 1 1 0], L_0x600003210820, L_0x6000032108c0, L_0x600003210a00;
L_0x600003210a00 .part L_0x600003211040, 2, 1;
S_0x121e4b200 .scope generate, "REDUCE_LOOP[0]" "REDUCE_LOOP[0]" 6 24, 6 24 0, S_0x121e4b090;
 .timescale 0 0;
P_0x60000161a500 .param/l "i" 1 6 24, +C4<00>;
S_0x121e4b370 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e4b200;
 .timescale 0 0;
v0x600003105200_0 .net *"_ivl_0", 0 0, L_0x600003210820;  1 drivers
S_0x121e4b4e0 .scope generate, "REDUCE_LOOP[1]" "REDUCE_LOOP[1]" 6 24, 6 24 0, S_0x121e4b090;
 .timescale 0 0;
P_0x60000161a580 .param/l "i" 1 6 24, +C4<01>;
S_0x121e4b650 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e4b4e0;
 .timescale 0 0;
v0x600003105290_0 .net *"_ivl_0", 0 0, L_0x6000032108c0;  1 drivers
S_0x121e4b7c0 .scope generate, "REDUCE_LOOP[2]" "REDUCE_LOOP[2]" 6 24, 6 24 0, S_0x121e4b090;
 .timescale 0 0;
P_0x60000161a600 .param/l "i" 1 6 24, +C4<010>;
S_0x121e4b930 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x121e4b7c0;
 .timescale 0 0;
v0x600003105320_0 .net *"_ivl_0", 0 0, L_0x600003210a00;  1 drivers
S_0x121e4baa0 .scope generate, "genblk1[0]" "genblk1[0]" 3 67, 3 67 0, S_0x121e04ba0;
 .timescale 0 0;
P_0x60000161a6c0 .param/l "n" 1 3 67, +C4<00>;
L_0x6000028156c0 .functor NOT 1, L_0x600003214140, C4<0>, C4<0>, C4<0>;
v0x600003105680_0 .net *"_ivl_0", 0 0, L_0x6000032140a0;  1 drivers
v0x600003105710_0 .net *"_ivl_1", 0 0, L_0x600003214140;  1 drivers
v0x6000031057a0_0 .net *"_ivl_2", 0 0, L_0x6000028156c0;  1 drivers
S_0x121e4bc10 .scope generate, "genblk1[1]" "genblk1[1]" 3 67, 3 67 0, S_0x121e04ba0;
 .timescale 0 0;
P_0x60000161a740 .param/l "n" 1 3 67, +C4<01>;
L_0x600002815730 .functor NOT 1, L_0x600003214280, C4<0>, C4<0>, C4<0>;
v0x600003105830_0 .net *"_ivl_0", 0 0, L_0x6000032141e0;  1 drivers
v0x6000031058c0_0 .net *"_ivl_1", 0 0, L_0x600003214280;  1 drivers
v0x600003105950_0 .net *"_ivl_2", 0 0, L_0x600002815730;  1 drivers
S_0x121e4bd80 .scope generate, "genblk1[2]" "genblk1[2]" 3 67, 3 67 0, S_0x121e04ba0;
 .timescale 0 0;
P_0x60000161a7c0 .param/l "n" 1 3 67, +C4<010>;
L_0x6000028157a0 .functor NOT 1, L_0x6000032143c0, C4<0>, C4<0>, C4<0>;
v0x6000031059e0_0 .net *"_ivl_0", 0 0, L_0x600003214320;  1 drivers
v0x600003105a70_0 .net *"_ivl_1", 0 0, L_0x6000032143c0;  1 drivers
v0x600003105b00_0 .net *"_ivl_2", 0 0, L_0x6000028157a0;  1 drivers
S_0x121e4bef0 .scope generate, "genblk1[3]" "genblk1[3]" 3 67, 3 67 0, S_0x121e04ba0;
 .timescale 0 0;
P_0x60000161a840 .param/l "n" 1 3 67, +C4<011>;
L_0x600002815810 .functor NOT 1, L_0x6000032145a0, C4<0>, C4<0>, C4<0>;
v0x600003105b90_0 .net *"_ivl_0", 0 0, L_0x600003214460;  1 drivers
v0x600003105c20_0 .net *"_ivl_1", 0 0, L_0x6000032145a0;  1 drivers
v0x600003105cb0_0 .net *"_ivl_2", 0 0, L_0x600002815810;  1 drivers
S_0x121e4c060 .scope module, "sr" "SR" 3 36, 7 1 0, S_0x121e04ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CFG";
    .port_info 2 /OUTPUT 27 "FF_CHAIN";
P_0x60000161a680 .param/l "LEN" 0 7 2, +C4<00000000000000000000000000011011>;
v0x600003105d40_0 .net "CFG", 0 0, v0x600003106760_0;  alias, 1 drivers
v0x600003105dd0_0 .net "CLK", 0 0, v0x600003106640_0;  alias, 1 drivers
v0x600003105e60_0 .var "FF_CHAIN", 26 0;
E_0x60000161a900 .event posedge, v0x600003105dd0_0;
    .scope S_0x121e4c060;
T_0 ;
    %wait E_0x60000161a900;
    %load/vec4 v0x600003105e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x600003105e60_0, 0;
    %load/vec4 v0x600003105d40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600003105e60_0, 4, 5;
    %jmp T_0;
    .thread T_0;
    .scope S_0x121e04a30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031066d0_0, 0, 1;
T_1.0 ;
    %delay 2, 0;
    %load/vec4 v0x6000031066d0_0;
    %inv;
    %store/vec4 v0x6000031066d0_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x121e04a30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003106640_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031067f0_0, 0, 32;
T_2.0 ; Top of for-loop 
    %load/vec4 v0x6000031067f0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x6000031065b0_0;
    %load/vec4 v0x6000031067f0_0;
    %part/s 1;
    %store/vec4 v0x600003106760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003106640_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003106640_0, 0, 1;
T_2.2 ; for-loop step statement
    %load/vec4 v0x6000031067f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031067f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003106640_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x121e04a30;
T_3 ;
    %vpi_call 2 68 "$dumpfile", "../output/SIM.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x121e04a30 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600003106880_0, 0, 4;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003106880_0, 0, 4;
    %delay 1000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x600003106880_0, 0, 4;
    %delay 1000, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../testbenches/testbench.v";
    "../PAL.v";
    "../crosspoint.v";
    "../REDUCE.v";
    "../STRIDE.v";
    "../SR.v";
