<stg><name>softmax<10u, 128u>_Pipeline_calc_exp_sum</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %softmax_sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="softmax_sum"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %kernel_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kernel_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %select_ln478_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %select_ln478_9

]]></Node>
<StgValue><ssdm name="select_ln478_9_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %add18_945_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_945_reload

]]></Node>
<StgValue><ssdm name="add18_945_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %add18_843_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_843_reload

]]></Node>
<StgValue><ssdm name="add18_843_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %add18_741_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_741_reload

]]></Node>
<StgValue><ssdm name="add18_741_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %add18_639_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_639_reload

]]></Node>
<StgValue><ssdm name="add18_639_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %add18_537_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_537_reload

]]></Node>
<StgValue><ssdm name="add18_537_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %add18_435_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_435_reload

]]></Node>
<StgValue><ssdm name="add18_435_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %add18_333_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_333_reload

]]></Node>
<StgValue><ssdm name="add18_333_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %add18_231_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_231_reload

]]></Node>
<StgValue><ssdm name="add18_231_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %add18_129_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_129_reload

]]></Node>
<StgValue><ssdm name="add18_129_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %add1827_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add1827_reload

]]></Node>
<StgValue><ssdm name="add1827_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i4 0, i4 %kernel_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 0, i32 %softmax_sum

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.inc40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc40:0 %kernel = load i4 %kernel_1

]]></Node>
<StgValue><ssdm name="kernel"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc40:1 %icmp_ln484 = icmp_eq  i4 %kernel, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln484"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc40:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc40:3 %add_ln484 = add i4 %kernel, i4 1

]]></Node>
<StgValue><ssdm name="add_ln484"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc40:4 %br_ln484 = br i1 %icmp_ln484, void %for.inc40.split, void %for.end42.exitStub

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
for.inc40.split:3 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.10float.i4, i32 %add1827_reload_read, i32 %add18_129_reload_read, i32 %add18_231_reload_read, i32 %add18_333_reload_read, i32 %add18_435_reload_read, i32 %add18_537_reload_read, i32 %add18_639_reload_read, i32 %add18_741_reload_read, i32 %add18_843_reload_read, i32 %add18_945_reload_read, i4 %kernel

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc40.split:7 %store_ln484 = store i4 %add_ln484, i4 %kernel_1

]]></Node>
<StgValue><ssdm name="store_ln484"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.split:4 %p_x_assign = fsub i32 %tmp_s, i32 %select_ln478_9_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="41" st_id="3" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.split:4 %p_x_assign = fsub i32 %tmp_s, i32 %select_ln478_9_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="42" st_id="4" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.split:4 %p_x_assign = fsub i32 %tmp_s, i32 %select_ln478_9_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">
</state>

<state id="6" st_id="7">

<operation id="43" st_id="6" stage="5" lat="5">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.split:5 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="44" st_id="7" stage="4" lat="5">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.split:5 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="45" st_id="8" stage="3" lat="5">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.split:5 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="46" st_id="9" stage="2" lat="5">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.split:5 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="47" st_id="10" stage="1" lat="5">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.split:5 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end42.exitStub:0 %softmax_sum_load_1 = load i32 %softmax_sum

]]></Node>
<StgValue><ssdm name="softmax_sum_load_1"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end42.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %softmax_sum_out, i32 %softmax_sum_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
for.end42.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc40.split:0 %softmax_sum_load = load i32 %softmax_sum

]]></Node>
<StgValue><ssdm name="softmax_sum_load"/></StgValue>
</operation>

<operation id="49" st_id="11" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.split:6 %softmax_sum_1 = fadd i32 %tmp_4, i32 %softmax_sum_load

]]></Node>
<StgValue><ssdm name="softmax_sum_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="50" st_id="12" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.split:6 %softmax_sum_1 = fadd i32 %tmp_4, i32 %softmax_sum_load

]]></Node>
<StgValue><ssdm name="softmax_sum_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="51" st_id="13" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40.split:6 %softmax_sum_1 = fadd i32 %tmp_4, i32 %softmax_sum_load

]]></Node>
<StgValue><ssdm name="softmax_sum_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="52" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc40.split:1 %specpipeline_ln485 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_30

]]></Node>
<StgValue><ssdm name="specpipeline_ln485"/></StgValue>
</operation>

<operation id="53" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc40.split:2 %specloopname_ln483 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln483"/></StgValue>
</operation>

<operation id="54" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc40.split:8 %store_ln484 = store i32 %softmax_sum_1, i32 %softmax_sum

]]></Node>
<StgValue><ssdm name="store_ln484"/></StgValue>
</operation>

<operation id="55" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
for.inc40.split:9 %br_ln484 = br void %for.inc40

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
