// Seed: 3501316594
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    output supply1 id_7,
    output tri id_8,
    output wand id_9
);
  wire id_11;
  assign id_8 = id_1;
  wire id_12;
  assign module_1.id_8 = 0;
  always @(1'h0 - 1 or posedge 1 - 1) begin : LABEL_0
    release id_11;
  end
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    output tri0 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input wor id_8,
    output wire id_9,
    input tri1 id_10,
    input supply0 id_11,
    input wand id_12,
    output wand id_13,
    input supply1 id_14,
    output tri0 id_15
);
  assign id_9 = 1;
  module_0 modCall_1 (
      id_15,
      id_10,
      id_14,
      id_5,
      id_1,
      id_3,
      id_11,
      id_9,
      id_9,
      id_15
  );
endmodule
