# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SDDR_CT.srcs/sources_1/ip/CT_TIMER/sim/CT_TIMER.vhd" \
"../../../../SDDR_CT.srcs/sources_1/new/SDDR_CT.vhd" \
"../../../../SDDR_CT.srcs/sources_1/imports/new/ISERDES_WRAPPER.vhd" \
"../../../../SDDR_CT.ip_user_files/bd/TEST/ip/TEST_SDDR_CT_0_0/sim/TEST_SDDR_CT_0_0.vhd" \
"../../../../SDDR_CT.ip_user_files/bd/TEST/sim/TEST.vhd" \
"../../../../SDDR_CT.ip_user_files/bd/TEST/ip/TEST_ISERDES_WRAPPER_0_0/sim/TEST_ISERDES_WRAPPER_0_0.vhd" \
"../../../../SDDR_CT.ip_user_files/bd/TEST/ip/TEST_ISERDES_WRAPPER_0_1/sim/TEST_ISERDES_WRAPPER_0_1.vhd" \
"../../../../SDDR_CT.srcs/sources_1/bd/TEST/hdl/TEST_wrapper.vhd" \
"../../../../SDDR_CT.srcs/sim_1/new/SDDR_CT_TB.vhd" \

# Do not sort compile order
nosort
