Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat May  4 23:29:08 2024
| Host         : DESKTOP-GCMJCBP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file M_P_timing_summary_routed.rpt -pb M_P_timing_summary_routed.pb -rpx M_P_timing_summary_routed.rpx -warn_on_violation
| Design       : M_P
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.576        0.000                      0                   65        0.280        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.576        0.000                      0                   65        0.280        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.828ns (21.119%)  route 3.093ns (78.881%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  Slow_Clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Slow_Clock/count_reg[7]/Q
                         net (fo=2, routed)           0.859     6.392    Slow_Clock/count[7]
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.516 f  Slow_Clock/count[0]_i_8/O
                         net (fo=1, routed)           0.433     6.949    Slow_Clock/count[0]_i_8_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Slow_Clock/count[0]_i_3/O
                         net (fo=4, routed)           0.833     7.906    Slow_Clock/count[0]_i_3_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.030 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.968     8.998    Slow_Clock/count[31]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  Slow_Clock/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  Slow_Clock/count_reg[29]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y27         FDRE (Setup_fdre_C_R)       -0.429    14.574    Slow_Clock/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.828ns (21.119%)  route 3.093ns (78.881%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  Slow_Clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Slow_Clock/count_reg[7]/Q
                         net (fo=2, routed)           0.859     6.392    Slow_Clock/count[7]
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.516 f  Slow_Clock/count[0]_i_8/O
                         net (fo=1, routed)           0.433     6.949    Slow_Clock/count[0]_i_8_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Slow_Clock/count[0]_i_3/O
                         net (fo=4, routed)           0.833     7.906    Slow_Clock/count[0]_i_3_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.030 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.968     8.998    Slow_Clock/count[31]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  Slow_Clock/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  Slow_Clock/count_reg[30]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y27         FDRE (Setup_fdre_C_R)       -0.429    14.574    Slow_Clock/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.828ns (21.119%)  route 3.093ns (78.881%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  Slow_Clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Slow_Clock/count_reg[7]/Q
                         net (fo=2, routed)           0.859     6.392    Slow_Clock/count[7]
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.516 f  Slow_Clock/count[0]_i_8/O
                         net (fo=1, routed)           0.433     6.949    Slow_Clock/count[0]_i_8_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Slow_Clock/count[0]_i_3/O
                         net (fo=4, routed)           0.833     7.906    Slow_Clock/count[0]_i_3_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.030 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.968     8.998    Slow_Clock/count[31]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  Slow_Clock/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  Slow_Clock/count_reg[31]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y27         FDRE (Setup_fdre_C_R)       -0.429    14.574    Slow_Clock/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.521%)  route 3.019ns (78.479%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  Slow_Clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Slow_Clock/count_reg[7]/Q
                         net (fo=2, routed)           0.859     6.392    Slow_Clock/count[7]
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.516 f  Slow_Clock/count[0]_i_8/O
                         net (fo=1, routed)           0.433     6.949    Slow_Clock/count[0]_i_8_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Slow_Clock/count[0]_i_3/O
                         net (fo=4, routed)           0.833     7.906    Slow_Clock/count[0]_i_3_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.030 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.895     8.925    Slow_Clock/count[31]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  Slow_Clock/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  Slow_Clock/count_reg[1]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X48Y20         FDRE (Setup_fdre_C_R)       -0.429    14.591    Slow_Clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.521%)  route 3.019ns (78.479%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  Slow_Clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Slow_Clock/count_reg[7]/Q
                         net (fo=2, routed)           0.859     6.392    Slow_Clock/count[7]
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.516 f  Slow_Clock/count[0]_i_8/O
                         net (fo=1, routed)           0.433     6.949    Slow_Clock/count[0]_i_8_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Slow_Clock/count[0]_i_3/O
                         net (fo=4, routed)           0.833     7.906    Slow_Clock/count[0]_i_3_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.030 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.895     8.925    Slow_Clock/count[31]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  Slow_Clock/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  Slow_Clock/count_reg[2]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X48Y20         FDRE (Setup_fdre_C_R)       -0.429    14.591    Slow_Clock/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.521%)  route 3.019ns (78.479%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  Slow_Clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Slow_Clock/count_reg[7]/Q
                         net (fo=2, routed)           0.859     6.392    Slow_Clock/count[7]
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.516 f  Slow_Clock/count[0]_i_8/O
                         net (fo=1, routed)           0.433     6.949    Slow_Clock/count[0]_i_8_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Slow_Clock/count[0]_i_3/O
                         net (fo=4, routed)           0.833     7.906    Slow_Clock/count[0]_i_3_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.030 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.895     8.925    Slow_Clock/count[31]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  Slow_Clock/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  Slow_Clock/count_reg[3]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X48Y20         FDRE (Setup_fdre_C_R)       -0.429    14.591    Slow_Clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.521%)  route 3.019ns (78.479%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  Slow_Clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Slow_Clock/count_reg[7]/Q
                         net (fo=2, routed)           0.859     6.392    Slow_Clock/count[7]
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.516 f  Slow_Clock/count[0]_i_8/O
                         net (fo=1, routed)           0.433     6.949    Slow_Clock/count[0]_i_8_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Slow_Clock/count[0]_i_3/O
                         net (fo=4, routed)           0.833     7.906    Slow_Clock/count[0]_i_3_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.030 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.895     8.925    Slow_Clock/count[31]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  Slow_Clock/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  Slow_Clock/count_reg[4]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X48Y20         FDRE (Setup_fdre_C_R)       -0.429    14.591    Slow_Clock/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.828ns (21.892%)  route 2.954ns (78.108%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  Slow_Clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Slow_Clock/count_reg[7]/Q
                         net (fo=2, routed)           0.859     6.392    Slow_Clock/count[7]
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.516 f  Slow_Clock/count[0]_i_8/O
                         net (fo=1, routed)           0.433     6.949    Slow_Clock/count[0]_i_8_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Slow_Clock/count[0]_i_3/O
                         net (fo=4, routed)           0.833     7.906    Slow_Clock/count[0]_i_3_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.030 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.830     8.860    Slow_Clock/count[31]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  Slow_Clock/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.436    14.777    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  Slow_Clock/count_reg[25]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    14.573    Slow_Clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.828ns (21.892%)  route 2.954ns (78.108%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  Slow_Clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Slow_Clock/count_reg[7]/Q
                         net (fo=2, routed)           0.859     6.392    Slow_Clock/count[7]
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.516 f  Slow_Clock/count[0]_i_8/O
                         net (fo=1, routed)           0.433     6.949    Slow_Clock/count[0]_i_8_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Slow_Clock/count[0]_i_3/O
                         net (fo=4, routed)           0.833     7.906    Slow_Clock/count[0]_i_3_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.030 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.830     8.860    Slow_Clock/count[31]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  Slow_Clock/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.436    14.777    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  Slow_Clock/count_reg[26]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    14.573    Slow_Clock/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.828ns (21.892%)  route 2.954ns (78.108%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  Slow_Clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  Slow_Clock/count_reg[7]/Q
                         net (fo=2, routed)           0.859     6.392    Slow_Clock/count[7]
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.516 f  Slow_Clock/count[0]_i_8/O
                         net (fo=1, routed)           0.433     6.949    Slow_Clock/count[0]_i_8_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  Slow_Clock/count[0]_i_3/O
                         net (fo=4, routed)           0.833     7.906    Slow_Clock/count[0]_i_3_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.030 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.830     8.860    Slow_Clock/count[31]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  Slow_Clock/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.436    14.777    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  Slow_Clock/count_reg[27]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    14.573    Slow_Clock/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  5.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  Slow_Clock/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clock/count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.713    Slow_Clock/count[11]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  Slow_Clock/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    Slow_Clock/data0[11]
    SLICE_X48Y22         FDRE                                         r  Slow_Clock/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  Slow_Clock/count_reg[11]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X48Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    Slow_Clock/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  Slow_Clock/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Slow_Clock/count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.711    Slow_Clock/count[15]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  Slow_Clock/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    Slow_Clock/data0[15]
    SLICE_X48Y23         FDRE                                         r  Slow_Clock/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  Slow_Clock/count_reg[15]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    Slow_Clock/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  Slow_Clock/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Slow_Clock/count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.711    Slow_Clock/count[27]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  Slow_Clock/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    Slow_Clock/data0[27]
    SLICE_X48Y26         FDRE                                         r  Slow_Clock/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  Slow_Clock/count_reg[27]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    Slow_Clock/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  Slow_Clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clock/count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.713    Slow_Clock/count[7]
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  Slow_Clock/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    Slow_Clock/data0[7]
    SLICE_X48Y21         FDRE                                         r  Slow_Clock/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  Slow_Clock/count_reg[7]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    Slow_Clock/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.436    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  Slow_Clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Slow_Clock/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.710    Slow_Clock/count[19]
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  Slow_Clock/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    Slow_Clock/data0[19]
    SLICE_X48Y24         FDRE                                         r  Slow_Clock/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     1.947    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  Slow_Clock/count_reg[19]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X48Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    Slow_Clock/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.436    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  Slow_Clock/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Slow_Clock/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.710    Slow_Clock/count[23]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  Slow_Clock/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    Slow_Clock/data0[23]
    SLICE_X48Y25         FDRE                                         r  Slow_Clock/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     1.947    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  Slow_Clock/count_reg[23]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    Slow_Clock/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  Slow_Clock/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Slow_Clock/count_reg[3]/Q
                         net (fo=2, routed)           0.134     1.715    Slow_Clock/count[3]
    SLICE_X48Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  Slow_Clock/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    Slow_Clock/data0[3]
    SLICE_X48Y20         FDRE                                         r  Slow_Clock/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  Slow_Clock/count_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    Slow_Clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  Slow_Clock/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clock/count_reg[31]/Q
                         net (fo=2, routed)           0.134     1.714    Slow_Clock/count[31]
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  Slow_Clock/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.825    Slow_Clock/data0[31]
    SLICE_X48Y27         FDRE                                         r  Slow_Clock/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  Slow_Clock/count_reg[31]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    Slow_Clock/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Slow_Clock/Clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  Slow_Clock/Clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clock/Clk_out_reg/Q
                         net (fo=12, routed)          0.193     1.773    Slow_Clock/CLK
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  Slow_Clock/Clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.818    Slow_Clock/Clk_out_i_1_n_0
    SLICE_X49Y22         FDRE                                         r  Slow_Clock/Clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  Slow_Clock/Clk_out_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.091     1.530    Slow_Clock/Clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  Slow_Clock/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clock/count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.713    Slow_Clock/count[11]
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.857 r  Slow_Clock/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    Slow_Clock/data0[12]
    SLICE_X48Y22         FDRE                                         r  Slow_Clock/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  Slow_Clock/count_reg[12]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X48Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    Slow_Clock/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y22   Slow_Clock/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y22   Slow_Clock/Clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y22   Slow_Clock/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y22   Slow_Clock/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y22   Slow_Clock/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y22   Slow_Clock/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y23   Slow_Clock/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y23   Slow_Clock/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y23   Slow_Clock/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   Slow_Clock/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   Slow_Clock/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   Slow_Clock/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   Slow_Clock/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   Slow_Clock/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   Slow_Clock/count_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   Slow_Clock/count_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   Slow_Clock/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   Slow_Clock/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   Slow_Clock/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   Slow_Clock/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   Slow_Clock/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   Slow_Clock/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   Slow_Clock/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   Slow_Clock/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   Slow_Clock/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   Slow_Clock/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   Slow_Clock/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   Slow_Clock/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   Slow_Clock/count_reg[2]/C



