{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 12:36:37 2011 " "Info: Processing started: Tue Dec 27 12:36:37 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tetris_test -c tetris_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tetris_test -c tetris_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready_sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ready_sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ready_sync_module " "Info: Found entity 1: ready_sync_module" {  } { { "ready_sync_module.v" "" { Text "E:/Verilog/tetris_test/ready_sync_module.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready_vga_control_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ready_vga_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ready_vga_control_module " "Info: Found entity 1: ready_vga_control_module" {  } { { "ready_vga_control_module.v" "" { Text "E:/Verilog/tetris_test/ready_vga_control_module.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file square_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_gen " "Info: Found entity 1: square_gen" {  } { { "square_gen.v" "" { Text "E:/Verilog/tetris_test/square_gen.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tetris_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_test " "Info: Found entity 1: tetris_test" {  } { { "tetris_test.v" "" { Text "E:/Verilog/tetris_test/tetris_test.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_select_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_select_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_select_module " "Info: Found entity 1: vga_select_module" {  } { { "vga_select_module.v" "" { Text "E:/Verilog/tetris_test/vga_select_module.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Info: Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "E:/Verilog/tetris_test/debouncer.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_border.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display_border.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_border " "Info: Found entity 1: display_border" {  } { { "display_border.v" "" { Text "E:/Verilog/tetris_test/display_border.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_little_square.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display_little_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_little_square " "Info: Found entity 1: display_little_square" {  } { { "display_little_square.v" "" { Text "E:/Verilog/tetris_test/display_little_square.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_moving_square.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display_moving_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_moving_square " "Info: Found entity 1: display_moving_square" {  } { { "display_moving_square.v" "" { Text "E:/Verilog/tetris_test/display_moving_square.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_next_square.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display_next_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_next_square " "Info: Found entity 1: display_next_square" {  } { { "display_next_square.v" "" { Text "E:/Verilog/tetris_test/display_next_square.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_display " "Info: Found entity 1: game_display" {  } { { "game_display.v" "" { Text "E:/Verilog/tetris_test/game_display.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_process.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_process " "Info: Found entity 1: game_process" {  } { { "game_process.v" "" { Text "E:/Verilog/tetris_test/game_process.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game_sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_sync_module " "Info: Found entity 1: game_sync_module" {  } { { "game_sync_module.v" "" { Text "E:/Verilog/tetris_test/game_sync_module.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loading_happen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file loading_happen.v" { { "Info" "ISGN_ENTITY_NAME" "1 loading_happen " "Info: Found entity 1: loading_happen" {  } { { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over_sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file over_sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 over_sync_module " "Info: Found entity 1: over_sync_module" {  } { { "over_sync_module.v" "" { Text "E:/Verilog/tetris_test/over_sync_module.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over_vga_control_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file over_vga_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 over_vga_control_module " "Info: Found entity 1: over_vga_control_module" {  } { { "over_vga_control_module.v" "" { Text "E:/Verilog/tetris_test/over_vga_control_module.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready_rom_module/tetris_rom_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ready_rom_module/tetris_rom_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_rom_module " "Info: Found entity 1: tetris_rom_module" {  } { { "ready_rom_module/tetris_rom_module.v" "" { Text "E:/Verilog/tetris_test/ready_rom_module/tetris_rom_module.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_module/pll_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll_module/pll_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module " "Info: Found entity 1: pll_module" {  } { { "pll_module/pll_module.v" "" { Text "E:/Verilog/tetris_test/pll_module/pll_module.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over_rom_module/over_rom_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file over_rom_module/over_rom_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 over_rom_module " "Info: Found entity 1: over_rom_module" {  } { { "over_rom_module/over_rom_module.v" "" { Text "E:/Verilog/tetris_test/over_rom_module/over_rom_module.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_rom_module/next_rom_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file next_rom_module/next_rom_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_rom_module " "Info: Found entity 1: next_rom_module" {  } { { "next_rom_module/next_rom_module.v" "" { Text "E:/Verilog/tetris_test/next_rom_module/next_rom_module.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tetris_test " "Info: Elaborating entity \"tetris_test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_module pll_module:U1 " "Info: Elaborating entity \"pll_module\" for hierarchy \"pll_module:U1\"" {  } { { "tetris_test.v" "U1" { Text "E:/Verilog/tetris_test/tetris_test.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_module:U1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll_module:U1\|altpll:altpll_component\"" {  } { { "pll_module/pll_module.v" "altpll_component" { Text "E:/Verilog/tetris_test/pll_module/pll_module.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_module:U1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll_module:U1\|altpll:altpll_component\"" {  } { { "pll_module/pll_module.v" "" { Text "E:/Verilog/tetris_test/pll_module/pll_module.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_module:U1\|altpll:altpll_component " "Info: Instantiated megafunction \"pll_module:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Info: Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_module " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_module\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll_module/pll_module.v" "" { Text "E:/Verilog/tetris_test/pll_module/pll_module.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:U2 " "Info: Elaborating entity \"debouncer\" for hierarchy \"debouncer:U2\"" {  } { { "tetris_test.v" "U2" { Text "E:/Verilog/tetris_test/tetris_test.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready_sync_module ready_sync_module:U7 " "Info: Elaborating entity \"ready_sync_module\" for hierarchy \"ready_sync_module:U7\"" {  } { { "tetris_test.v" "U7" { Text "E:/Verilog/tetris_test/tetris_test.v" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_rom_module tetris_rom_module:U8 " "Info: Elaborating entity \"tetris_rom_module\" for hierarchy \"tetris_rom_module:U8\"" {  } { { "tetris_test.v" "U8" { Text "E:/Verilog/tetris_test/tetris_test.v" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tetris_rom_module:U8\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tetris_rom_module:U8\|altsyncram:altsyncram_component\"" {  } { { "ready_rom_module/tetris_rom_module.v" "altsyncram_component" { Text "E:/Verilog/tetris_test/ready_rom_module/tetris_rom_module.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_rom_module:U8\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"tetris_rom_module:U8\|altsyncram:altsyncram_component\"" {  } { { "ready_rom_module/tetris_rom_module.v" "" { Text "E:/Verilog/tetris_test/ready_rom_module/tetris_rom_module.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_rom_module:U8\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"tetris_rom_module:U8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TETRIS.mif " "Info: Parameter \"init_file\" = \"TETRIS.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 384 " "Info: Parameter \"numwords_a\" = \"384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Info: Parameter \"width_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ready_rom_module/tetris_rom_module.v" "" { Text "E:/Verilog/tetris_test/ready_rom_module/tetris_rom_module.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u191.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u191 " "Info: Found entity 1: altsyncram_u191" {  } { { "db/altsyncram_u191.tdf" "" { Text "E:/Verilog/tetris_test/db/altsyncram_u191.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u191 tetris_rom_module:U8\|altsyncram:altsyncram_component\|altsyncram_u191:auto_generated " "Info: Elaborating entity \"altsyncram_u191\" for hierarchy \"tetris_rom_module:U8\|altsyncram:altsyncram_component\|altsyncram_u191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready_vga_control_module ready_vga_control_module:U9 " "Info: Elaborating entity \"ready_vga_control_module\" for hierarchy \"ready_vga_control_module:U9\"" {  } { { "tetris_test.v" "U9" { Text "E:/Verilog/tetris_test/tetris_test.v" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over_sync_module over_sync_module:U10 " "Info: Elaborating entity \"over_sync_module\" for hierarchy \"over_sync_module:U10\"" {  } { { "tetris_test.v" "U10" { Text "E:/Verilog/tetris_test/tetris_test.v" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over_rom_module over_rom_module:U11 " "Info: Elaborating entity \"over_rom_module\" for hierarchy \"over_rom_module:U11\"" {  } { { "tetris_test.v" "U11" { Text "E:/Verilog/tetris_test/tetris_test.v" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram over_rom_module:U11\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"over_rom_module:U11\|altsyncram:altsyncram_component\"" {  } { { "over_rom_module/over_rom_module.v" "altsyncram_component" { Text "E:/Verilog/tetris_test/over_rom_module/over_rom_module.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "over_rom_module:U11\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"over_rom_module:U11\|altsyncram:altsyncram_component\"" {  } { { "over_rom_module/over_rom_module.v" "" { Text "E:/Verilog/tetris_test/over_rom_module/over_rom_module.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "over_rom_module:U11\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"over_rom_module:U11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file OVER.mif " "Info: Parameter \"init_file\" = \"OVER.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 320 " "Info: Parameter \"numwords_a\" = \"320\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Info: Parameter \"width_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "over_rom_module/over_rom_module.v" "" { Text "E:/Verilog/tetris_test/over_rom_module/over_rom_module.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lq81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lq81 " "Info: Found entity 1: altsyncram_lq81" {  } { { "db/altsyncram_lq81.tdf" "" { Text "E:/Verilog/tetris_test/db/altsyncram_lq81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lq81 over_rom_module:U11\|altsyncram:altsyncram_component\|altsyncram_lq81:auto_generated " "Info: Elaborating entity \"altsyncram_lq81\" for hierarchy \"over_rom_module:U11\|altsyncram:altsyncram_component\|altsyncram_lq81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over_vga_control_module over_vga_control_module:U12 " "Info: Elaborating entity \"over_vga_control_module\" for hierarchy \"over_vga_control_module:U12\"" {  } { { "tetris_test.v" "U12" { Text "E:/Verilog/tetris_test/tetris_test.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_sync_module game_sync_module:U13 " "Info: Elaborating entity \"game_sync_module\" for hierarchy \"game_sync_module:U13\"" {  } { { "tetris_test.v" "U13" { Text "E:/Verilog/tetris_test/tetris_test.v" 230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_rom_module next_rom_module:U14 " "Info: Elaborating entity \"next_rom_module\" for hierarchy \"next_rom_module:U14\"" {  } { { "tetris_test.v" "U14" { Text "E:/Verilog/tetris_test/tetris_test.v" 242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram next_rom_module:U14\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"next_rom_module:U14\|altsyncram:altsyncram_component\"" {  } { { "next_rom_module/next_rom_module.v" "altsyncram_component" { Text "E:/Verilog/tetris_test/next_rom_module/next_rom_module.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "next_rom_module:U14\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"next_rom_module:U14\|altsyncram:altsyncram_component\"" {  } { { "next_rom_module/next_rom_module.v" "" { Text "E:/Verilog/tetris_test/next_rom_module/next_rom_module.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "next_rom_module:U14\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"next_rom_module:U14\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NEXT.mif " "Info: Parameter \"init_file\" = \"NEXT.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 184 " "Info: Parameter \"numwords_a\" = \"184\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 104 " "Info: Parameter \"width_a\" = \"104\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "next_rom_module/next_rom_module.v" "" { Text "E:/Verilog/tetris_test/next_rom_module/next_rom_module.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_as81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_as81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_as81 " "Info: Found entity 1: altsyncram_as81" {  } { { "db/altsyncram_as81.tdf" "" { Text "E:/Verilog/tetris_test/db/altsyncram_as81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_as81 next_rom_module:U14\|altsyncram:altsyncram_component\|altsyncram_as81:auto_generated " "Info: Elaborating entity \"altsyncram_as81\" for hierarchy \"next_rom_module:U14\|altsyncram:altsyncram_component\|altsyncram_as81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loading_happen loading_happen:U15 " "Info: Elaborating entity \"loading_happen\" for hierarchy \"loading_happen:U15\"" {  } { { "tetris_test.v" "U15" { Text "E:/Verilog/tetris_test/tetris_test.v" 269 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_border display_border:U16 " "Info: Elaborating entity \"display_border\" for hierarchy \"display_border:U16\"" {  } { { "tetris_test.v" "U16" { Text "E:/Verilog/tetris_test/tetris_test.v" 282 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_moving_square display_moving_square:U17 " "Info: Elaborating entity \"display_moving_square\" for hierarchy \"display_moving_square:U17\"" {  } { { "tetris_test.v" "U17" { Text "E:/Verilog/tetris_test/tetris_test.v" 298 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_little_square display_little_square:U18 " "Info: Elaborating entity \"display_little_square\" for hierarchy \"display_little_square:U18\"" {  } { { "tetris_test.v" "U18" { Text "E:/Verilog/tetris_test/tetris_test.v" 312 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_gen square_gen:U19 " "Info: Elaborating entity \"square_gen\" for hierarchy \"square_gen:U19\"" {  } { { "tetris_test.v" "U19" { Text "E:/Verilog/tetris_test/tetris_test.v" 326 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_next_square display_next_square:U20 " "Info: Elaborating entity \"display_next_square\" for hierarchy \"display_next_square:U20\"" {  } { { "tetris_test.v" "U20" { Text "E:/Verilog/tetris_test/tetris_test.v" 340 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_display game_display:U21 " "Info: Elaborating entity \"game_display\" for hierarchy \"game_display:U21\"" {  } { { "tetris_test.v" "U21" { Text "E:/Verilog/tetris_test/tetris_test.v" 364 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_process game_process:U22 " "Info: Elaborating entity \"game_process\" for hierarchy \"game_process:U22\"" {  } { { "tetris_test.v" "U22" { Text "E:/Verilog/tetris_test/tetris_test.v" 382 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_select_module vga_select_module:U23 " "Info: Elaborating entity \"vga_select_module\" for hierarchy \"vga_select_module:U23\"" {  } { { "tetris_test.v" "U23" { Text "E:/Verilog/tetris_test/tetris_test.v" 413 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 62 -1 0 } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 305 -1 0 } } { "square_gen.v" "" { Text "E:/Verilog/tetris_test/square_gen.v" 118 -1 0 } } { "display_next_square.v" "" { Text "E:/Verilog/tetris_test/display_next_square.v" 50 -1 0 } } { "square_gen.v" "" { Text "E:/Verilog/tetris_test/square_gen.v" 56 -1 0 } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 126 -1 0 } } { "loading_happen.v" "" { Text "E:/Verilog/tetris_test/loading_happen.v" 153 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "vga_select_module:U23\|hsync_out_r vga_select_module:U23\|hsync_out_r~_emulated vga_select_module:U23\|hsync_out_r~latch " "Warning (13310): Register \"vga_select_module:U23\|hsync_out_r\" is converted into an equivalent circuit using register \"vga_select_module:U23\|hsync_out_r~_emulated\" and latch \"vga_select_module:U23\|hsync_out_r~latch\"" {  } { { "vga_select_module.v" "" { Text "E:/Verilog/tetris_test/vga_select_module.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "vga_select_module:U23\|vsync_out_r vga_select_module:U23\|vsync_out_r~_emulated vga_select_module:U23\|vsync_out_r~latch " "Warning (13310): Register \"vga_select_module:U23\|vsync_out_r\" is converted into an equivalent circuit using register \"vga_select_module:U23\|vsync_out_r~_emulated\" and latch \"vga_select_module:U23\|vsync_out_r~latch\"" {  } { { "vga_select_module.v" "" { Text "E:/Verilog/tetris_test/vga_select_module.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "vga_select_module:U23\|green_out_r vga_select_module:U23\|green_out_r~_emulated vga_select_module:U23\|green_out_r~latch " "Warning (13310): Register \"vga_select_module:U23\|green_out_r\" is converted into an equivalent circuit using register \"vga_select_module:U23\|green_out_r~_emulated\" and latch \"vga_select_module:U23\|green_out_r~latch\"" {  } { { "vga_select_module.v" "" { Text "E:/Verilog/tetris_test/vga_select_module.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7494 " "Info: Implemented 7494 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "7249 " "Info: Implemented 7249 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "232 " "Info: Implemented 232 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 12:39:30 2011 " "Info: Processing ended: Tue Dec 27 12:39:30 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:53 " "Info: Elapsed time: 00:02:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:51 " "Info: Total CPU time (on all processors): 00:02:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
