-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Fri Feb 14 04:19:24 2020
-- Host        : LAPTOP-STEFAN running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top display_decoder_segment_g_0_0 -prefix
--               display_decoder_segment_g_0_0_ display_decoder_segment_g_0_0_sim_netlist.vhdl
-- Design      : display_decoder_segment_g_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity display_decoder_segment_g_0_0_segment_g_xup_inv_0_0 is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of display_decoder_segment_g_0_0_segment_g_xup_inv_0_0 : entity is "segment_g_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of display_decoder_segment_g_0_0_segment_g_xup_inv_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of display_decoder_segment_g_0_0_segment_g_xup_inv_0_0 : entity is "xup_inv,Vivado 2019.2";
end display_decoder_segment_g_0_0_segment_g_xup_inv_0_0;

architecture STRUCTURE of display_decoder_segment_g_0_0_segment_g_xup_inv_0_0 is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity display_decoder_segment_g_0_0_segment_g_xup_inv_0_1 is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of display_decoder_segment_g_0_0_segment_g_xup_inv_0_1 : entity is "segment_g_xup_inv_0_1,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of display_decoder_segment_g_0_0_segment_g_xup_inv_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of display_decoder_segment_g_0_0_segment_g_xup_inv_0_1 : entity is "xup_inv,Vivado 2019.2";
end display_decoder_segment_g_0_0_segment_g_xup_inv_0_1;

architecture STRUCTURE of display_decoder_segment_g_0_0_segment_g_xup_inv_0_1 is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity display_decoder_segment_g_0_0_segment_g_xup_inv_0_2 is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of display_decoder_segment_g_0_0_segment_g_xup_inv_0_2 : entity is "segment_g_xup_inv_0_2,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of display_decoder_segment_g_0_0_segment_g_xup_inv_0_2 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of display_decoder_segment_g_0_0_segment_g_xup_inv_0_2 : entity is "xup_inv,Vivado 2019.2";
end display_decoder_segment_g_0_0_segment_g_xup_inv_0_2;

architecture STRUCTURE of display_decoder_segment_g_0_0_segment_g_xup_inv_0_2 is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity display_decoder_segment_g_0_0_segment_g_xup_inv_0_3 is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of display_decoder_segment_g_0_0_segment_g_xup_inv_0_3 : entity is "segment_g_xup_inv_0_3,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of display_decoder_segment_g_0_0_segment_g_xup_inv_0_3 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of display_decoder_segment_g_0_0_segment_g_xup_inv_0_3 : entity is "xup_inv,Vivado 2019.2";
end display_decoder_segment_g_0_0_segment_g_xup_inv_0_3;

architecture STRUCTURE of display_decoder_segment_g_0_0_segment_g_xup_inv_0_3 is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity display_decoder_segment_g_0_0_segment_g_xup_or2_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of display_decoder_segment_g_0_0_segment_g_xup_or2_0_0 : entity is "segment_g_xup_or2_0_0,xup_or2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of display_decoder_segment_g_0_0_segment_g_xup_or2_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of display_decoder_segment_g_0_0_segment_g_xup_or2_0_0 : entity is "xup_or2,Vivado 2019.2";
end display_decoder_segment_g_0_0_segment_g_xup_or2_0_0;

architecture STRUCTURE of display_decoder_segment_g_0_0_segment_g_xup_or2_0_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a,
      I1 => b,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity display_decoder_segment_g_0_0_xup_and3 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
end display_decoder_segment_g_0_0_xup_and3;

architecture STRUCTURE of display_decoder_segment_g_0_0_xup_and3 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity display_decoder_segment_g_0_0_xup_and3_0 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of display_decoder_segment_g_0_0_xup_and3_0 : entity is "xup_and3";
end display_decoder_segment_g_0_0_xup_and3_0;

architecture STRUCTURE of display_decoder_segment_g_0_0_xup_and3_0 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity display_decoder_segment_g_0_0_segment_g_xup_and3_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of display_decoder_segment_g_0_0_segment_g_xup_and3_0_0 : entity is "segment_g_xup_and3_0_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of display_decoder_segment_g_0_0_segment_g_xup_and3_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of display_decoder_segment_g_0_0_segment_g_xup_and3_0_0 : entity is "xup_and3,Vivado 2019.2";
end display_decoder_segment_g_0_0_segment_g_xup_and3_0_0;

architecture STRUCTURE of display_decoder_segment_g_0_0_segment_g_xup_and3_0_0 is
begin
inst: entity work.display_decoder_segment_g_0_0_xup_and3_0
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity display_decoder_segment_g_0_0_segment_g_xup_and3_0_1 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of display_decoder_segment_g_0_0_segment_g_xup_and3_0_1 : entity is "segment_g_xup_and3_0_1,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of display_decoder_segment_g_0_0_segment_g_xup_and3_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of display_decoder_segment_g_0_0_segment_g_xup_and3_0_1 : entity is "xup_and3,Vivado 2019.2";
end display_decoder_segment_g_0_0_segment_g_xup_and3_0_1;

architecture STRUCTURE of display_decoder_segment_g_0_0_segment_g_xup_and3_0_1 is
begin
inst: entity work.display_decoder_segment_g_0_0_xup_and3
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity display_decoder_segment_g_0_0_segment_g is
  port (
    D0 : in STD_LOGIC;
    D1 : in STD_LOGIC;
    D2 : in STD_LOGIC;
    D3 : in STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of display_decoder_segment_g_0_0_segment_g : entity is "segment_g.hwdef";
end display_decoder_segment_g_0_0_segment_g;

architecture STRUCTURE of display_decoder_segment_g_0_0_segment_g is
  signal xup_and3_0_y : STD_LOGIC;
  signal xup_and3_1_y : STD_LOGIC;
  signal xup_inv_1_y : STD_LOGIC;
  signal xup_inv_2_y : STD_LOGIC;
  signal xup_inv_3_y : STD_LOGIC;
  signal NLW_xup_inv_0_y_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_and3_0 : label is "segment_g_xup_and3_0_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_and3_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_and3_0 : label is "xup_and3,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_and3_1 : label is "segment_g_xup_and3_0_1,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and3_1 : label is "yes";
  attribute X_CORE_INFO of xup_and3_1 : label is "xup_and3,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "segment_g_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_inv_0 : label is "yes";
  attribute X_CORE_INFO of xup_inv_0 : label is "xup_inv,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_inv_1 : label is "segment_g_xup_inv_0_1,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_inv_1 : label is "yes";
  attribute X_CORE_INFO of xup_inv_1 : label is "xup_inv,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_inv_2 : label is "segment_g_xup_inv_0_2,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_inv_2 : label is "yes";
  attribute X_CORE_INFO of xup_inv_2 : label is "xup_inv,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_inv_3 : label is "segment_g_xup_inv_0_3,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_inv_3 : label is "yes";
  attribute X_CORE_INFO of xup_inv_3 : label is "xup_inv,Vivado 2019.2";
  attribute CHECK_LICENSE_TYPE of xup_or2_0 : label is "segment_g_xup_or2_0_0,xup_or2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_or2_0 : label is "yes";
  attribute X_CORE_INFO of xup_or2_0 : label is "xup_or2,Vivado 2019.2";
begin
xup_and3_0: entity work.display_decoder_segment_g_0_0_segment_g_xup_and3_0_0
     port map (
      a => xup_inv_1_y,
      b => xup_inv_2_y,
      c => xup_inv_3_y,
      y => xup_and3_0_y
    );
xup_and3_1: entity work.display_decoder_segment_g_0_0_segment_g_xup_and3_0_1
     port map (
      a => D0,
      b => D1,
      c => D2,
      y => xup_and3_1_y
    );
xup_inv_0: entity work.display_decoder_segment_g_0_0_segment_g_xup_inv_0_0
     port map (
      a => D0,
      y => NLW_xup_inv_0_y_UNCONNECTED
    );
xup_inv_1: entity work.display_decoder_segment_g_0_0_segment_g_xup_inv_0_1
     port map (
      a => D1,
      y => xup_inv_1_y
    );
xup_inv_2: entity work.display_decoder_segment_g_0_0_segment_g_xup_inv_0_2
     port map (
      a => D2,
      y => xup_inv_2_y
    );
xup_inv_3: entity work.display_decoder_segment_g_0_0_segment_g_xup_inv_0_3
     port map (
      a => D3,
      y => xup_inv_3_y
    );
xup_or2_0: entity work.display_decoder_segment_g_0_0_segment_g_xup_or2_0_0
     port map (
      a => xup_and3_0_y,
      b => xup_and3_1_y,
      y => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity display_decoder_segment_g_0_0 is
  port (
    D0 : in STD_LOGIC;
    D1 : in STD_LOGIC;
    D2 : in STD_LOGIC;
    D3 : in STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of display_decoder_segment_g_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of display_decoder_segment_g_0_0 : entity is "display_decoder_segment_g_0_0,segment_g,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of display_decoder_segment_g_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of display_decoder_segment_g_0_0 : entity is "IPI";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of display_decoder_segment_g_0_0 : entity is "segment_g,Vivado 2019.2";
end display_decoder_segment_g_0_0;

architecture STRUCTURE of display_decoder_segment_g_0_0 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "segment_g.hwdef";
begin
inst: entity work.display_decoder_segment_g_0_0_segment_g
     port map (
      D0 => D0,
      D1 => D1,
      D2 => D2,
      D3 => D3,
      S => S
    );
end STRUCTURE;
