Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat May 19 17:08:09 2018
| Host         : udagawa-Lenovo-G500 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file CLOCK_GEN_timing_summary_routed.rpt -pb CLOCK_GEN_timing_summary_routed.pb -rpx CLOCK_GEN_timing_summary_routed.rpx -warn_on_violation
| Design       : CLOCK_GEN
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.938        0.000                      0                   24        0.252        0.000                      0                   24       41.160        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.938        0.000                      0                   24        0.252        0.000                      0                   24       41.160        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.938ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.156    CLK_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.092    tmp_count_reg_n_0_[1]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    tmp_count_reg[16]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.556 r  tmp_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.556    tmp_count_reg[20]_i_1_n_6
    SLICE_X65Y83         FDRE                                         r  tmp_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    88.196    CLK_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  tmp_count_reg[21]/C
                         clock pessimism              0.271    88.468    
                         clock uncertainty           -0.035    88.432    
    SLICE_X65Y83         FDRE (Setup_fdre_C_D)        0.062    88.494    tmp_count_reg[21]
  -------------------------------------------------------------------
                         required time                         88.494    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 80.938    

Slack (MET) :             80.959ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.156    CLK_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.092    tmp_count_reg_n_0_[1]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    tmp_count_reg[16]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.535 r  tmp_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.535    tmp_count_reg[20]_i_1_n_4
    SLICE_X65Y83         FDRE                                         r  tmp_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    88.196    CLK_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  tmp_count_reg[23]/C
                         clock pessimism              0.271    88.468    
                         clock uncertainty           -0.035    88.432    
    SLICE_X65Y83         FDRE (Setup_fdre_C_D)        0.062    88.494    tmp_count_reg[23]
  -------------------------------------------------------------------
                         required time                         88.494    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 80.959    

Slack (MET) :             81.033ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.156    CLK_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.092    tmp_count_reg_n_0_[1]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    tmp_count_reg[16]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 r  tmp_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.461    tmp_count_reg[20]_i_1_n_5
    SLICE_X65Y83         FDRE                                         r  tmp_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    88.196    CLK_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  tmp_count_reg[22]/C
                         clock pessimism              0.271    88.468    
                         clock uncertainty           -0.035    88.432    
    SLICE_X65Y83         FDRE (Setup_fdre_C_D)        0.062    88.494    tmp_count_reg[22]
  -------------------------------------------------------------------
                         required time                         88.494    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 81.033    

Slack (MET) :             81.049ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.156    CLK_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.092    tmp_count_reg_n_0_[1]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    tmp_count_reg[16]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.445 r  tmp_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.445    tmp_count_reg[20]_i_1_n_7
    SLICE_X65Y83         FDRE                                         r  tmp_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    88.196    CLK_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  tmp_count_reg[20]/C
                         clock pessimism              0.271    88.468    
                         clock uncertainty           -0.035    88.432    
    SLICE_X65Y83         FDRE (Setup_fdre_C_D)        0.062    88.494    tmp_count_reg[20]
  -------------------------------------------------------------------
                         required time                         88.494    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 81.049    

Slack (MET) :             81.051ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.156    CLK_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.092    tmp_count_reg_n_0_[1]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.442 r  tmp_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.442    tmp_count_reg[16]_i_1_n_6
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.501    88.195    CLK_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[17]/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X65Y82         FDRE (Setup_fdre_C_D)        0.062    88.493    tmp_count_reg[17]
  -------------------------------------------------------------------
                         required time                         88.493    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                 81.051    

Slack (MET) :             81.072ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.156    CLK_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.092    tmp_count_reg_n_0_[1]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.421 r  tmp_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.421    tmp_count_reg[16]_i_1_n_4
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.501    88.195    CLK_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[19]/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X65Y82         FDRE (Setup_fdre_C_D)        0.062    88.493    tmp_count_reg[19]
  -------------------------------------------------------------------
                         required time                         88.493    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                 81.072    

Slack (MET) :             81.146ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.156    CLK_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.092    tmp_count_reg_n_0_[1]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.347 r  tmp_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.347    tmp_count_reg[16]_i_1_n_5
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.501    88.195    CLK_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[18]/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X65Y82         FDRE (Setup_fdre_C_D)        0.062    88.493    tmp_count_reg[18]
  -------------------------------------------------------------------
                         required time                         88.493    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                 81.146    

Slack (MET) :             81.162ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.156    CLK_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.092    tmp_count_reg_n_0_[1]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.331 r  tmp_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.331    tmp_count_reg[16]_i_1_n_7
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.501    88.195    CLK_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[16]/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X65Y82         FDRE (Setup_fdre_C_D)        0.062    88.493    tmp_count_reg[16]
  -------------------------------------------------------------------
                         required time                         88.493    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                 81.162    

Slack (MET) :             81.163ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.156    CLK_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.092    tmp_count_reg_n_0_[1]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.328 r  tmp_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.328    tmp_count_reg[12]_i_1_n_6
    SLICE_X65Y81         FDRE                                         r  tmp_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.499    88.193    CLK_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  tmp_count_reg[13]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X65Y81         FDRE (Setup_fdre_C_D)        0.062    88.491    tmp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         88.491    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                 81.163    

Slack (MET) :             81.184ns  (required time - arrival time)
  Source:                 tmp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.156    CLK_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  tmp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  tmp_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.092    tmp_count_reg_n_0_[1]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.307 r  tmp_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.307    tmp_count_reg[12]_i_1_n_4
    SLICE_X65Y81         FDRE                                         r  tmp_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.499    88.193    CLK_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  tmp_count_reg[15]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X65Y81         FDRE (Setup_fdre_C_D)        0.062    88.491    tmp_count_reg[15]
  -------------------------------------------------------------------
                         required time                         88.491    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                 81.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.585     1.489    CLK_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  tmp_count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.738    tmp_count_reg_n_0_[11]
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  tmp_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    tmp_count_reg[8]_i_1_n_4
    SLICE_X65Y80         FDRE                                         r  tmp_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     2.003    CLK_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  tmp_count_reg[11]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.105     1.594    tmp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tmp_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.586     1.490    CLK_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  tmp_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  tmp_count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.739    tmp_count_reg_n_0_[15]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  tmp_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    tmp_count_reg[12]_i_1_n_4
    SLICE_X65Y81         FDRE                                         r  tmp_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.854     2.004    CLK_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  tmp_count_reg[15]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105     1.595    tmp_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tmp_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.491    CLK_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  tmp_count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.740    tmp_count_reg_n_0_[19]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  tmp_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    tmp_count_reg[16]_i_1_n_4
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     2.005    CLK_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[19]/C
                         clock pessimism             -0.514     1.491    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105     1.596    tmp_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.487    CLK_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  tmp_count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.736    tmp_count_reg_n_0_[3]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  tmp_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    tmp_count_reg[0]_i_1_n_4
    SLICE_X65Y78         FDRE                                         r  tmp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     2.001    CLK_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  tmp_count_reg[3]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.105     1.592    tmp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tmp_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.584     1.488    CLK_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  tmp_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  tmp_count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.737    tmp_count_reg_n_0_[7]
    SLICE_X65Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  tmp_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    tmp_count_reg[4]_i_1_n_4
    SLICE_X65Y79         FDRE                                         r  tmp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.852     2.002    CLK_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  tmp_count_reg[7]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.105     1.593    tmp_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tmp_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.585     1.489    CLK_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  tmp_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  tmp_count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.735    tmp_count_reg_n_0_[8]
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  tmp_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    tmp_count_reg[8]_i_1_n_7
    SLICE_X65Y80         FDRE                                         r  tmp_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     2.003    CLK_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  tmp_count_reg[8]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.105     1.594    tmp_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tmp_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.586     1.490    CLK_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  tmp_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  tmp_count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.736    tmp_count_reg_n_0_[12]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.851 r  tmp_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    tmp_count_reg[12]_i_1_n_7
    SLICE_X65Y81         FDRE                                         r  tmp_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.854     2.004    CLK_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  tmp_count_reg[12]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105     1.595    tmp_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tmp_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.491    CLK_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  tmp_count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.737    tmp_count_reg_n_0_[16]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.852 r  tmp_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.852    tmp_count_reg[16]_i_1_n_7
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     2.005    CLK_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  tmp_count_reg[16]/C
                         clock pessimism             -0.514     1.491    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105     1.596    tmp_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tmp_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.588     1.492    CLK_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  tmp_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  tmp_count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.738    tmp_count_reg_n_0_[20]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.853 r  tmp_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.853    tmp_count_reg[20]_i_1_n_7
    SLICE_X65Y83         FDRE                                         r  tmp_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     2.006    CLK_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  tmp_count_reg[20]/C
                         clock pessimism             -0.514     1.492    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105     1.597    tmp_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.584     1.488    CLK_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  tmp_count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.734    tmp_count_reg_n_0_[4]
    SLICE_X65Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.849 r  tmp_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.849    tmp_count_reg[4]_i_1_n_7
    SLICE_X65Y79         FDRE                                         r  tmp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.852     2.002    CLK_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  tmp_count_reg[4]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.105     1.593    tmp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y78   tmp_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y80   tmp_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y80   tmp_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y81   tmp_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y81   tmp_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y81   tmp_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y81   tmp_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y82   tmp_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y82   tmp_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y78   tmp_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y78   tmp_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y78   tmp_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y78   tmp_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y78   tmp_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y80   tmp_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y80   tmp_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y80   tmp_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y80   tmp_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y81   tmp_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y82   tmp_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y82   tmp_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y82   tmp_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y82   tmp_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y83   tmp_count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y83   tmp_count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y83   tmp_count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y83   tmp_count_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y79   tmp_count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y79   tmp_count_reg[5]/C



