// Seed: 2820588783
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri id_5;
  final begin
    id_5 = 1;
  end
  module_0(
      id_4, id_4, id_5
  );
  wand id_6 = 1'b0;
  tri1 id_7 = id_1;
  always
    if (id_1) begin
      id_3 <= 1;
    end
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0(
      id_2, id_1, id_1
  );
  genvar id_3;
  wire id_4, id_5, id_6, id_7;
  wire id_8;
endmodule
