{"docstore/data": {"af6963c5-01aa-4748-b381-d5e6cc9ff72e": {"__data__": {"id_": "af6963c5-01aa-4748-b381-d5e6cc9ff72e", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "\n\n<!-- Chunk 1-5 -->\n\n32-Bit\n\nMicrocontroller\n\nTC38x\n\n32-Bit Single-Chip Microcontroller AD/AE-Step\n\n32-Bit Single-Chip Microcontroller\n\nData Sheet\n\nV 1.2, 2021-03\n\nMicrocontroller\n\n<!-- image -->\n\nEdition 2021-03 Published by Infineon Technologies AG 81726 Munich, Germany\n\n\u00a9 2021 Infineon Technologies AG All Rights Reserved.\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "2a17b7ca-05fd-40fe-9acb-96228adb1255": {"__data__": {"id_": "2a17b7ca-05fd-40fe-9acb-96228adb1255", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Legal Disclaimer\n\nThe  information  given  in  this  document  shall  in  no  event  be  regarded  as  a  guarantee  of  conditions  or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "7236568a-05ee-4bdb-9996-5d5c0a3cd7fb": {"__data__": {"id_": "7236568a-05ee-4bdb-9996-5d5c0a3cd7fb", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Information\n\nFor  further  information  on  technology,  delivery  terms  and  conditions  and  prices,  please  contact  the  nearest Infineon Technologies Office ( www.infineon.com )\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "44223638-ae08-4db1-bd84-0866de61b10a": {"__data__": {"id_": "44223638-ae08-4db1-bd84-0866de61b10a", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Warnings\n\nDue to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.\n\nInfineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.\n\n<!-- image -->\n\n| Revision History   | Revision History                                  |\n|--------------------|---------------------------------------------------|\n| Page or Item       | Subjects (major changes since previous revision)  |\n| V 0.4, 2017-02     |                                                   |\n|                    | Version 0.4 is the first version of this document |\n| V 0.6, 2017-06     |                                                   |\n|                    | The history is documented in the last chapter     |\n| V 0.7, 2018-05     |                                                   |\n|                    | The history is documented in the last chapter     |\n| V 0.71, 2018-07    |                                                   |\n|                    | The history is documented in the last chapter     |\n| V 1.0, 2018-09     |                                                   |\n|                    | The history is documented in the last chapter     |\n| V 1.1, 2019-09     |                                                   |\n|                    | The history is documented in the last chapter     |\n| V 1.2, 2021-03     |                                                   |\n|                    | The history is documented in the last chapter     |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "44b9ebbb-d3fb-459b-8a2d-db5a29b6129e": {"__data__": {"id_": "44b9ebbb-d3fb-459b-8a2d-db5a29b6129e", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Trademarks of Infineon Technologies AG\n\nAURIX\u2122, C166\u2122, CanPAK\u2122, CIPOS\u2122, CIPURSE\u2122, EconoPACK\u2122, CoolMOS\u2122, CoolSET\u2122, CORECONTROL\u2122,  CROSSAVE\u2122,  DAVE\u2122,  DI-POL\u2122,  EasyPIM\u2122,  EconoBRIDGE\u2122,  EconoDUAL\u2122, EconoPIM\u2122, EconoPACK\u2122, EiceDRIVER\u2122, eupec\u2122, FCOS\u2122, HITFET\u2122, HybridPACK\u2122, I\u00b2RF\u2122, ISOFACE\u2122, IsoPACK\u2122, MIPAQ\u2122, ModSTACK\u2122, my-d\u2122, NovalithIC\u2122, OptiMOS\u2122, ORIGA\u2122, POWERCODE\u2122; PRIMARION\u2122, PrimePACK\u2122, PrimeSTACK\u2122, PRO-SIL\u2122, PROFET\u2122, RASIC\u2122, ReverSave\u2122, SatRIC\u2122, SIEGET\u2122, SINDRION\u2122, SIPMOS\u2122, SmartLEWIS\u2122, SOLID FLASH\u2122, TEMPFET\u2122, thinQ!\u2122, TRENCHSTOP\u2122, TriCore\u2122.\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "0812840f-36a5-4c2b-b824-e99a0dad0936": {"__data__": {"id_": "0812840f-36a5-4c2b-b824-e99a0dad0936", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Other Trademarks\n\nAdvance Design System\u2122  (ADS)  of Agilent  Technologies,  AMBA\u2122,  ARM\u2122,  MULTI-ICE\u2122,  KEIL\u2122, PRIMECELL\u2122, REALVIEW\u2122, THUMB\u2122, \u00b5Vision\u2122 of ARM Limited, UK. AUTOSAR\u2122 is licensed by AUTOSAR development  partnership.  Bluetooth\u2122  of  Bluetooth  SIG  Inc.  CAT-iq\u2122  of  DECT  Forum.  COLOSSUS\u2122, FirstGPS\u2122 of Trimble Navigation Ltd. EMV\u2122 of EMVCo, LLC (Visa Holdings Inc.). EPCOS\u2122 of Epcos AG. FLEXGO\u2122 of Microsoft Corporation. FlexRay\u2122 is licensed by FlexRay Consortium. HYPERTERMINAL\u2122 of Hilgraeve  Incorporated.  IEC\u2122  of  Commission  Electrotechnique  Internationale.  IrDA\u2122  of  Infrared  Data Association Corporation. ISO\u2122 of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB\u2122 of MathWorks, Inc. MAXIM\u2122 of Maxim Integrated Products, Inc. MICROTEC\u2122, NUCLEUS\u2122 of Mentor Graphics Corporation.  MIPI\u2122  of  MIPI  Alliance,  Inc.  MIPS\u2122  of  MIPS  Technologies,  Inc.,  USA.  muRata\u2122  of  MURATA MANUFACTURING CO., MICROWAVE OFFICE\u2122 (MWO) of Applied Wave Research Inc., OmniVision\u2122 of OmniVision Technologies, Inc. Openwave\u2122 Openwave Systems Inc. RED HAT\u2122 Red Hat, Inc. RFMD\u2122 RF Micro Devices, Inc. SIRIUS\u2122 of Sirius Satellite Radio Inc. SOLARIS\u2122 of Sun Microsystems, Inc. SPANSION\u2122 of  Spansion  LLC  Ltd.  Symbian\u2122  of  Symbian  Software  Limited.  TAIYO YUDEN\u2122  of  Taiyo  Yuden  Co. TEAKLITE\u2122 of CEVA, Inc. TEKTRONIX\u2122 of Tektronix Inc. TOKO\u2122 of TOKO KABUSHIKI KAISHA TA. UNIX\u2122 of X/Open Company Limited. VERILOG\u2122, PALLADIUM\u2122 of Cadence Design Systems, Inc. VLYNQ\u2122 of Texas Instruments Incorporated. VXWORKS\u2122, WIND RIVER\u2122 of WIND RIVER SYSTEMS, INC. ZETEX\u2122 of Diodes Zetex Limited.\n\nLast Trademarks Update 2011-11-11\n\n<!-- image -->\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "11131ddd-2b94-4715-9747-89f21758af06": {"__data__": {"id_": "11131ddd-2b94-4715-9747-89f21758af06", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Table of Contents\n\n| 1         | Summary of Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                          | . . 7   |\n|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|\n| 2         | Pin Definition and Functions . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                             | . 12    |\n| 2.1       | BGA516 Package Variant Pin Configuration . . . . . . . . . . . . . .                                                                                                         | . 14    |\n| 2.2       | BGA292 Package Variant Pin Configuration . . . . . . . . . . . . . . .                                                                                                       | 160     |\n| 2.3       | Sequence of Pads in Pad Frame . . . . . . . . . . . . . . . . . . . . . . . .                                                                                                | 262     |\n| 2.4       | Legend . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                               | 284     |\n| 3         | Electrical Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                         | 286     |\n| 3.1       | Parameter Interpretation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                       | 286     |\n| 3.2       | Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                             | 287     |\n| 3.3       | Pin Reliability in Overload . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                      | 288     |\n| 3.4       | Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                       | 291     |\n| 3.5       | 5 V / 3.3 V switchable Pads . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                          | 294     |\n| 3.6       | High performance LVDS Pads . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                               | 313     |\n| 3.7       | VADC Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                        | 316     |\n| 3.8       | DSADC Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                         | 320     |\n| 3.9       | MHz Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                   | 323     |\n| 3.10      | Back-up Clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                  | 325     |\n| 3.11      | Temperature Sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                       | 326     |\n| 3.12      | Power Supply Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                       | 327     |\n| 3.12.1    | Calculating the 1.25 V Current Consumption . . . . . . . . . . . . .                                                                                                         | 331     |\n| 3.13      | Power Supply Infrastructure and Supply Start-up . . . . . . . . . . . .                                                                                                      | 332     |\n| 3.13.1    | Supply Ramp-up and Ramp-down Behavior . . . . . . . . . . . . . .                                                                                                            | 333     |\n| 3.13.1.1  | Single Supply mode (a) . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                                 | 333     |\n| 3.13.1.2  | Single Supply mode (e) . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                                 | 335     |\n| 3.13.1.3  | External Supply mode (d) . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                                 | 337     |\n| 3.13.1.4  | External Supply mode (h) . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                                 | 339     |\n| 3.14      | Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                 | 341     |\n| 3.15      | PMS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                              | 344     |\n| 3.16      | System Phase Locked Loop (SYS_PLL) . . . . . . . . . . . . . . . . . .                                                                                                       | 352     |\n| 3.17      | Peripheral Phase Locked Loop (PER_PLL) . . . . . . . . . . . . . . . .                                                                                                       | 353     |\n| 3.18      | AC Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                    | 354     |\n| 3.19      | JTAG Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                      | 355     |\n| 3.20      | DAP Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                     | 357     |\n| 3.21      | ASCLIN SPI Master Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                             | 359     |\n| 3.22      | QSPI Timings, Master and Slave Mode . . . . . . . . . . . . . . . . . . .                                                                                                    | 361     |\n| 3.23      | MSC Timing 5 V Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                           | 365     |\n| 3.24      | Ethernet Interface (ETH) Characteristics . . . . . . . . . . . . . . . . . .                                                                                                 | 367     |\n| 3.24.1    | ETH Measurement Reference Points . . . . . . . . . . . . . . . . . . .                                                                                                       | 367     |\n| 3.24.2    | ETH Management Signal Parameters (ETH_MDC, ETH_MDIO)                                                                                                                         | 368     |\n| 3.24.3    | ETH MII Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                           | 369     |\n| 3.24.4    | ETH RMII Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                            | 370     |\n| 3.24.5    | ETH RGMII Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                             | 371     |\n| 3.25      | E-Ray Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                       | 372     |\n| 3.26      | HSCT Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                        | 374     |\n| 3.27      | Inter-IC (I2C) Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                          | 375     |\n| 3.28      | FSP Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                                                                     | 379     |\n| 3.29 3.30 | Flash Target Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Quality Declarations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . | 380 385 |\n\n<!-- Chunk 6-10 -->\n\n<!-- image -->\n\n| 3.31   | Package Outline . . . . . . . . . . . . . . . . . . . .       |   387 |\n|--------|---------------------------------------------------------------|-------|\n| 3.31.1 | Package Parameters . . . . . . . . . . . . . . .              |   388 |\n| 4      | History . . . . . . . . . . . . . . . . . . . . . . . . . . . |   389 |\n| 4.1    | Changes from Version 0.4 to Version 0.6 .                     |   389 |\n| 4.2    | Changes from Version 0.6 to Version 0.7 .                     |   398 |\n| 4.3    | Changes from Version 0.7 to Version 0.71                      |   404 |\n| 4.4    | Changes from Version 0.71 to Version 1.0                      |   406 |\n| 4.5    | Changes from Version 1.0 to Version 1.1 .                     |   411 |\n| 4.6    | Changes from Version 1.1 to Version 1.2 .                     |   412 |\n\n<!-- image -->\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "c3b34a56-a499-4857-b46c-5c5239c68834": {"__data__": {"id_": "c3b34a56-a499-4857-b46c-5c5239c68834", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## 1 Summary of Features\n\nThe TC38x product family has the following features:\n\n- High Performance Microcontroller with four CPU cores\n- Four 32-bit super-scalar TriCore CPUs (TC1.6.2P), each having the following features:\n- -Superior real-time performance\n- -Strong bit handling\n- -Fully integrated DSP capabilities\n- -Multiply-accumulate unit able to sustain 2 MAC operations per cycle\n- -Fully pipelined Floating point unit (FPU)\n- -up to 300 MHz operation at full temperature range\n- -up to 240/96 Kbyte Data Scratch-Pad RAM (DSPR)\n- -up to 64 Kbyte Instruction Scratch-Pad RAM (PSPR)\n- -up to 64 Kbyte Data RAM (DLMU)\n- -32 Kbyte Instruction Cache (ICACHE)\n- -16 Kbyte Data Cache (DCACHE)\n- Lockstepped shadow cores for two TC1.6.2P\n- Multiple on-chip memories\n- -All embedded NVM and SRAM are ECC protected\n- -up to 10 Mbyte Program Flash Memory (PFLASH)\n- -up to 512 Kbyte Data Flash Memory (DFLASH 0) usable for EEPROM emulation\n- -128 Kbyte Memory (LMU)\n- -BootROM (BROM)\n- 128-Channel DMA Controller with safe data transfer\n- Sophisticated interrupt system (ECC protected)\n- High performance on-chip bus structure\n- -64-bit Cross Bar Interconnect (SRI) giving fast parallel access between bus masters, CPUs and memories\n- -32-bit System Peripheral Bus (SPB) for on-chip peripheral and functional units\n- -SRI to SPB bus bridges (SFI Bridge)\n- Optional Hardware Security Module (HSM) on some variants\n- Safety Management Unit (SMU) handling safety monitor alarms\n- Memory Test Unit with ECC, Memory Initialization and MBIST functions (MTU)\n- Hardware I/O Monitor (IOM) for checking of digital I/O\n- Versatile On-chip Peripheral Units\n- -24 Asynchronous/Synchronous Serial Channels (ASCLIN) with hardware LIN support (V1.3, V2.0, V2.1 and J2602) up to 50 MBaud\n- -5 Queued SPI Interface Channels (QSPI) with master and slave capability up to 50 Mbit/s\n- -1 High Speed Serial Link (HSSL) for serial inter-processor communication up to 320 Mbit/s\n- -3 serial Micro Second Bus interfaces (MSC) for serial port expansion to external power devices\n- -3 MCMCAN Modules with 4 CAN nodes for high efficiency data handling via FIFO buffering\n- -25 Single Edge Nibble Transmission (SENT) channels for connection to sensors\n- -2 FlexRay TM module with 2 channels (E-Ray) supporting V2.1\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "e76dc66f-cb17-4c6a-aac8-87de44c26f0a": {"__data__": {"id_": "e76dc66f-cb17-4c6a-aac8-87de44c26f0a", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## TC38x AD/AE-Step\n\nSummary of Features\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "a24a3d7a-c7b6-436f-be50-1b134e302556": {"__data__": {"id_": "a24a3d7a-c7b6-436f-be50-1b134e302556", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## TC38x AD/AE-Step\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "9400ab57-9fff-4891-9247-6242c4963775": {"__data__": {"id_": "9400ab57-9fff-4891-9247-6242c4963775", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Summary of Features\n\n- -One Generic Timer Module (GTM) providing a powerful set of digital signal filtering and timer functionality to realize autonomous and complex Input/Output management\n- -One Capture / Compare 6 module (Two kernels CCU60 and CCU61)\n- -One General Purpose 12 Timer Unit (GPT120)\n- -4 channel Peripheral Sensor Interface conforming to V1.3 (PSI5)\n- -1 Peripheral Sensor Interface with Serial PHY (PSI5-S)\n- -2 Inter-Integrated Circuit Bus Interface (I2C) conforming to V2.1\n- -1 IEEE802.3 Ethernet MAC with RGMII, RMII and MII interfaces (ETH)\n- Versatile Successive Approximation ADC (VADC)\n- -Cluster of 16 independent ADC kernels\n- -Input voltage range from 0 V to 5.5V (ADC supply)\n- Delta-Sigma ADC (DSADC)\n- -10 channels\n- Digital programmable I/O ports\n- On-chip debug support for OCDS Level 1 (CPUs, DMA, On Chip Buses)\n- multi-core debugging, real time tracing, and calibration\n- four/five wire JTAG (IEEE 1149.1) or DAP (Device Access Port) interface\n- Power Management System and on-chip regulators\n- Clock Generation Unit with System PLL and Peripheral PLL\n- Embedded Voltage Regulator\n- Qualified for automotive application according to AEC-Q100 (only applicable after delivery release of the corresponding sales codes)\n- ISO 26262 Safety Element out of Context for safety requirements up to ASIL D (only applicable for sales codes listed within a released Safety Package Release Note from IFX)\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "ba22e543-3fa3-439e-b71e-4bda8782eddd": {"__data__": {"id_": "ba22e543-3fa3-439e-b71e-4bda8782eddd", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Ordering Information\n\nThe ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:\n\n- The derivative itself, i.e. its function set, the temperature range, and the supply voltage\n- The package and the type of delivery.\n\nTable 1-1 Platform Feature Overview\n\n| Feature          |                           | TC38x                          |\n|------------------|---------------------------|--------------------------------|\n| CPUs             | Type                      | TC1.6.2                        |\n| CPUs             | Cores / Checker Cores     | 4 / 2                          |\n| CPUs             | Max. Freq.                | 300 MHz                        |\n| Cache per CPU    | Program                   | 32 KB                          |\n| Cache per CPU    | Data                      | 16 KB                          |\n| SRAM per CPU     | PSPR                      | 64 KB                          |\n| SRAM per CPU     | DSPR                      | 240 KB for CPU0,1 / 96 KB else |\n| SRAM per CPU     | DLMU                      | 64 KB                          |\n| SRAM global      | LMU                       | 128 KB                         |\n| SRAM global      | DAM                       | 64 KB                          |\n| Extension Memory | TCM                       | - MB                           |\n| Extension Memory | XCM                       | - MB                           |\n| Extension Memory | XTM                       | - KB                           |\n| Program Flash    | Size                      | 10 MB                          |\n| Program Flash    | Banks                     | 3 x 3 MB, 1 x 1 MB             |\n| Data Flash       | Size (single-ended)       | 512 KB (DF0) + 128 KB (DF1)    |\n| DMA              | Channels                  | 128                            |\n| CONVCTRL         | Modules                   | 1                              |\n| EVADC            | Primary Groups/Channels   | 8 / 64                         |\n| EVADC            | Secondary Groups/Channels | 4 / 64                         |\n| EVADC            | Fast Compare Channels     | 4                              |\n| EDSADC           | Channels                  | 10                             |\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "bee5b447-148f-4f29-abca-ce7046eb335a": {"__data__": {"id_": "bee5b447-148f-4f29-abca-ce7046eb335a", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Summary of Features\n\n<!-- image -->\n\nTable 1-1 Platform Feature Overview (cont'd)\n\n| Feature                     |                         | TC38x                     |\n|-----------------------------|-------------------------|---------------------------|\n| GTM                         | Clusters                | 9 (5 @200MHz, 4 @100MHz)  |\n| GTM                         | TIM (8 ch)              | 7                         |\n| GTM                         | TOM (16 ch)             | 5                         |\n| GTM                         | ATOM (8 ch)             | 9                         |\n| GTM                         | MCS (8 ch)              | 7                         |\n| GTM                         | CMU / ICM               | 1 / 1                     |\n| GTM                         | PSM                     | 2                         |\n| GTM                         | TBU channels 1)         | 4 (TBU0-3)                |\n| GTM                         | SPE                     | 4                         |\n| GTM                         | CMP / MON               | 1 / 1                     |\n| GTM                         | BRC / DPLL              | 1 / 1                     |\n| GTM                         | CDTM modules            | 6                         |\n| GTM                         | DTM modules             | 20 (8 on TOM, 12 on ATOM) |\n| Timer                       | GPT12                   | 1                         |\n| Timer                       | CCU6                    | 1                         |\n| STM                         | Modules                 | 4                         |\n| FlexRay                     | Modules                 | 2                         |\n| FlexRay                     | Channels                | 2                         |\n| CAN                         | Modules                 | 3                         |\n| CAN                         | Nodes                   | 3 x 4                     |\n| CAN                         | of which support TT-CAN | 1                         |\n| QSPI                        | Modules                 | 5                         |\n| QSPI                        | HSCI Channels           | -                         |\n| ASCLIN                      | Modules                 | 24                        |\n| I2C                         | Interfaces              | 2                         |\n| SENT                        | Channels                | 25                        |\n| PSI5                        | Modules                 | 4                         |\n| PSI5-S                      | Modules                 | 1                         |\n| HSSL                        | Channels                | 1                         |\n| MSC                         | Channels                | 3                         |\n| SDMMC                       | eMMC/SD Interface       | 0                         |\n| Ethernet (10/100Mbit/1Gbit) | Modules                 | 1                         |\n| FCE                         | Modules                 | 1                         |\n| Safety Support              | SMU                     | yes                       |\n| Safety Support              | IOM                     | yes                       |\n| SPU                         | Modules                 | -                         |\n| RIF                         | Modules                 | -                         |\n| HSPDM                       | Modules                 | -                         |\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "a68b11b2-a7cb-4fff-8c23-fc52e3ddf502": {"__data__": {"id_": "a68b11b2-a7cb-4fff-8c23-fc52e3ddf502", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## TC38x AD/AE-Step\n\nSummary of Features\n\n<!-- Chunk 11-15 -->\n\n<!-- image -->\n\nTable 1-1 Platform Feature Overview (cont'd)\n\n| Feature            |               | TC38x                        |\n|--------------------|---------------|------------------------------|\n| Security           | HSM+          | 1                            |\n| Debug              | OCDS          | yes                          |\n|                    | MCDS          | no                           |\n|                    | miniMCDS      | yes                          |\n|                    | miniMCDS TRAM | 8 KB                         |\n|                    | AGBT          | No                           |\n| Low Power Features | Standby RAM   | 2                            |\n|                    | SCR           | yes                          |\n| Packages           | Type          | FBGA-516 / LFBGA-292         |\n| I/O                | Type          | 5 V CMOS / 3.3 V CMOS / LVDS |\n| T ambient          | Range         | -40 \u2026+150\u00b0C                  |\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "2d1cc82c-eb76-4b30-9425-be7c3874c8b6": {"__data__": {"id_": "2d1cc82c-eb76-4b30-9425-be7c3874c8b6", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Summary of Features\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "95c9e6f2-4a8e-4686-aeac-06e97b9fdb1e": {"__data__": {"id_": "95c9e6f2-4a8e-4686-aeac-06e97b9fdb1e", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## 2 Pin Definition and Functions\n\nThe following figures are showing the Logic Symbols for the package variants:\n\n- BGA516 ( Figure 2-1 )\n- BGA292 ( Figure 2-2 )\n\nFigure 2-1 Logic Symbol for the package variant BGA516\n\n<!-- image -->\n\nPin Definition and Functions\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "c5f09f03-7e83-4185-90a1-44d690f37577": {"__data__": {"id_": "c5f09f03-7e83-4185-90a1-44d690f37577", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions\n\nFigure 2-2 Logic Symbol for the package variant BGA292\n\n<!-- image -->\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "d99b6958-8969-4e55-8286-8c0e9341b6e7": {"__data__": {"id_": "d99b6958-8969-4e55-8286-8c0e9341b6e7", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "308ef855-1265-400a-b973-4df0eca4ac2e": {"__data__": {"id_": "308ef855-1265-400a-b973-4df0eca4ac2e", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## 2.1 BGA516 Package Variant Pin Configuration\n\nTable 2-1 Port 00 Functions\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                            |\n|--------|-----------------|---------|------------------------|-------------------------------------|\n| M6     | P00.0           | I       | FAST / PU1 / VEXT / ES | General-purpose input               |\n|        | GTM_TIM5_IN4_10 |         |                        | Mux input channel 4 of TIM module 5 |\n|        | GTM_TIM3_IN0_1  |         |                        | Mux input channel 0 of TIM module 3 |\n|        | GTM_TIM2_IN0_1  |         |                        | Mux input channel 0 of TIM module 2 |\n|        | CCU61_CTRAPA    |         |                        | Trap input capture                  |\n|        | CCU60_T12HRE    |         |                        | External timer start 12             |\n|        | MSC0_INJ0       |         |                        | Injection signal from port          |\n|        | GETH_MDIOA      |         |                        | MDIO Input                          |\n|        | P00.0           | O0      |                        | General-purpose output              |\n|        | GTM_TOUT9       | O1      |                        | GTM muxed output                    |\n|        | IOM_REF0_9      |         |                        | Reference input 0                   |\n|        | ASCLIN3_ASCLK   | O2      |                        | Shift clock output                  |\n|        | ASCLIN3_ATX     | O3      |                        | Transmit output                     |\n|        | IOM_MON2_15     |         |                        | Monitor input 2                     |\n|        | IOM_REF2_15     |         |                        | Reference input 2                   |\n|        | - O4            |         |                        | Reserved                            |\n|        | CAN10_TXD O5    |         |                        | CAN transmit output node 0          |\n|        | - O6            |         |                        | Reserved                            |\n|        | CCU60_COUT63 O7 |         |                        | T13 PWM channel 63                  |\n|        | IOM_MON1_6      |         |                        | Monitor input 1                     |\n|        | IOM_REF1_0      |         |                        | Reference input 1                   |\n|        | GETH_MDIO O     |         |                        | MDIO Output                         |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "c299639f-1c79-485e-9700-881dafebc58e": {"__data__": {"id_": "c299639f-1c79-485e-9700-881dafebc58e", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-1 Port 00 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                               |\n|--------|-----------------|---------|------------------------|----------------------------------------|\n| M7     | P00.1           | I       | SLOW / PU1 / VEXT / ES | General-purpose input                  |\n|        | GTM_TIM5_IN5_11 | I       |                        | Mux input channel 5 of TIM module 5    |\n|        | GTM_TIM3_IN1_1  | I       |                        | Mux input channel 1 of TIM module 3    |\n|        | GTM_TIM2_IN1_1  | I       |                        | Mux input channel 1 of TIM module 2    |\n|        | CCU60_CC60INB   | I       |                        | T12 capture input 60                   |\n|        | ASCLIN3_ARXE    | I       |                        | Receive input                          |\n|        | EDSADC_DSCIN5A  | I       |                        | Modulator clock input, channel 5       |\n|        | CAN10_RXDA      | I       |                        | CAN receive input node 0               |\n|        | PSI5_RX0A       | I       |                        | RXD inputs (receive data) channel 0    |\n|        | CCU61_CC60INA   | I       |                        | T12 capture input 60                   |\n|        | SENT_SENT0B     | I       |                        | Receive input channel 0                |\n|        | EDSADC_DSCIN7B  | I       |                        | Modulator clock input, channel 7       |\n|        | EVADC_G9CH11    | AI      |                        | Analog input channel 11, group 9       |\n|        | EDSADC_EDS5NA   | I       |                        | Negative analog input channel 5, pin A |\n|        | P00.1           | O0      |                        | General-purpose output                 |\n|        | GTM_TOUT10      | O1      |                        | GTM muxed output                       |\n|        | IOM_REF0_10     | O1      |                        | Reference input 0                      |\n|        | ASCLIN3_ATX     | O2      |                        | Transmit output                        |\n|        | IOM_MON2_15     | O2      |                        | Monitor input 2                        |\n|        | IOM_REF2_15     | O2      |                        | Reference input 2                      |\n|        | -               | O3      |                        | Reserved                               |\n|        | EDSADC_DSCOUT5  | O4      |                        | Modulator clock output                 |\n|        | EDSADC_DSCOUT7  | O5      |                        | Modulator clock output                 |\n|        | SENT_SPC0       | O6      |                        | Transmit output                        |\n|        | CCU61_CC60      | O7      |                        | T12 PWM channel 60                     |\n|        | IOM_MON1_8      | O7      |                        | Monitor input 1                        |\n|        | IOM_REF1_13     | O7      |                        | Reference input 1                      |\n\n<!-- Chunk 16-20 -->\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "76ee4c71-e751-4413-bf9d-186405fdb4e6": {"__data__": {"id_": "76ee4c71-e751-4413-bf9d-186405fdb4e6", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-1 Port 00 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type             | Function                               |\n|--------|-----------------|---------|-------------------------|----------------------------------------|\n| N6     | P00.2           | I       | SLOW / PU1 / VEXT / ES1 | General-purpose input                  |\n|        | GTM_TIM5_IN6_11 | I       |                         | Mux input channel 6 of TIM module 5    |\n|        | GTM_TIM3_IN1_2  | I       |                         | Mux input channel 1 of TIM module 3    |\n|        | GTM_TIM2_IN1_2  | I       |                         | Mux input channel 1 of TIM module 2    |\n|        | EDSADC_DSDIN7B  | I       |                         | Digital datastream input, channel 7    |\n|        | EDSADC_DSDIN5A  | I       |                         | Digital datastream input, channel 5    |\n|        | SENT_SENT1B     | I       |                         | Receive input channel 1                |\n|        | EVADC_G9CH10    | AI      |                         | Analog input channel 10, group 9       |\n|        | EDSADC_EDS5PA   | AI      |                         | Positive analog input channel 5, pin A |\n|        | P00.2           | O0      |                         | General-purpose output                 |\n|        | GTM_TOUT11      | O1      |                         | GTM muxed output                       |\n|        | IOM_REF0_11     | O1      |                         | Reference input 0                      |\n|        | ASCLIN3_ASCLK   | O2      |                         | Shift clock output                     |\n|        | CAN21_TXD       | O3      |                         | CAN transmit output node 1             |\n|        | PSI5_TX0        | O4      |                         | TXD outputs (send data)                |\n|        | IOM_MON1_14     | O4      |                         | Monitor input 1                        |\n|        | IOM_REF1_14     | O4      |                         | Reference input 1                      |\n|        | CAN03_TXD       | O5      |                         | CAN transmit output node 3             |\n|        | IOM_MON2_8      | O5      |                         | Monitor input 2                        |\n|        | IOM_REF2_8      | O5      |                         | Reference input 2                      |\n|        | QSPI3_SLSO4     | O6      |                         | Master slave select output             |\n|        | CCU61_COUT60    | O7      |                         | T12 PWM channel 60                     |\n|        | IOM_MON1_11     | O7      |                         | Monitor input 1                        |\n|        | IOM_REF1_10     | O7      |                         | Reference input 1                      |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "35c9e213-5cef-4a75-88c5-0a90235bd3cd": {"__data__": {"id_": "35c9e213-5cef-4a75-88c5-0a90235bd3cd", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-1 Port 00 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type             | Function                               |\n|--------|-----------------|---------|-------------------------|----------------------------------------|\n| N7     | P00.3           | I       | SLOW / PU1 / VEXT / ES1 | General-purpose input                  |\n|        | GTM_TIM5_IN7_10 | I       |                         | Mux input channel 7 of TIM module 5    |\n|        | GTM_TIM3_IN2_1  | I       |                         | Mux input channel 2 of TIM module 3    |\n|        | GTM_TIM2_IN2_1  | I       |                         | Mux input channel 2 of TIM module 2    |\n|        | CCU60_CC61INB   | I       |                         | T12 capture input 61                   |\n|        | EDSADC_DSCIN3A  | I       |                         | Modulator clock input, channel 3       |\n|        | EDSADC_ITR5F    | I       |                         | Trigger/Gate input, channel 5          |\n|        | PSI5_RX1A       | I       |                         | RXD inputs (receive data) channel 1    |\n|        | CAN03_RXDA      | I       |                         | CAN receive input node 3               |\n|        | CAN21_RXDA      | I       |                         | CAN receive input node 1               |\n|        | PSI5S_RXA       | I       |                         | RX data input                          |\n|        | SENT_SENT2B     | I       |                         | Receive input channel 2                |\n|        | CCU61_CC61INA   | I       |                         | T12 capture input 61                   |\n|        | ASCLIN12_ARXA   | I       |                         | Receive input                          |\n|        | EVADC_G9CH9     | AI      |                         | Analog input channel 9, group 9        |\n|        | EDSADC_EDS5NB   | AI      |                         | Negative analog input channel 5, pin B |\n|        | P00.3           | O0      |                         | General-purpose output                 |\n|        | GTM_TOUT12      | O1      |                         | GTM muxed output                       |\n|        | IOM_REF0_12     | O1      |                         | Reference input 0                      |\n|        | ASCLIN3_ASLSO   | O2      |                         | Slave select signal output             |\n|        | ASCLIN12_ATX    | O3      |                         | Transmit output                        |\n|        | EDSADC_DSCOUT3  | O4      |                         | Modulator clock output                 |\n|        | -               | O5      |                         | Reserved                               |\n|        | SENT_SPC2       | O6      |                         | Transmit output                        |\n|        | CCU61_CC61      | O7      |                         | T12 PWM channel 61                     |\n|        | IOM_MON1_9      | O7      |                         | Monitor input 1                        |\n|        | IOM_REF1_12     | O7      |                         | Reference input 1                      |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "dd02745f-1bcf-406c-b5c5-3f4c37117ccb": {"__data__": {"id_": "dd02745f-1bcf-406c-b5c5-3f4c37117ccb", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-1 Port 00 Functions (cont'd)\n\n| Symbol         | Ctrl.   | Buffer Type             | Function                                                    |\n|----------------|---------|-------------------------|-------------------------------------------------------------|\n| P00.4          | I       | SLOW / PU1 / VEXT / ES1 | General-purpose input                                       |\n| GTM_TIM6_IN4_1 | I       |                         | Mux input channel 4 of TIM module 6                         |\n| GTM_TIM3_IN3_1 | I       |                         | Mux input channel 3 of TIM module 3                         |\n| GTM_TIM2_IN3_1 | I       |                         | Mux input channel 3 of TIM module 2                         |\n| SCU_E_REQ2_2   | I       |                         | ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB) |\n| SENT_SENT3B    | I       |                         | Receive input channel 3                                     |\n| EDSADC_DSDIN3A | I       |                         | Digital datastream input, channel 3                         |\n| EDSADC_SGNA    | I       |                         | Carrier sign signal input                                   |\n| ASCLIN10_ARXA  | I       |                         | Receive input                                               |\n| GTM_DTMA5_0    | I       |                         | CDTM5_DTM4                                                  |\n| GTM_DTMT3_0    | I       |                         | CDTM3_DTM0                                                  |\n| EVADC_G9CH8    | AI      |                         | Analog input channel 8, group 9                             |\n| EDSADC_EDS5PB  | AI      |                         | Positive analog input channel 5, pin B                      |\n| P00.4          | O0      |                         | General-purpose output                                      |\n| GTM_TOUT13     | O1      |                         | GTM muxed output                                            |\n| IOM_REF0_13    | O1      |                         | Reference input 0                                           |\n| PSI5S_TX       | O2      |                         | TX data output                                              |\n| CAN11_TXD      | O3      |                         | CAN transmit output node 1                                  |\n| PSI5_TX1       | O4      |                         | TXD outputs (send data)                                     |\n| IOM_MON1_15    | O4      |                         | Monitor input 1                                             |\n| -              | O5      |                         | Reserved                                                    |\n| SENT_SPC3      | O6      |                         | Transmit output                                             |\n| CCU61_COUT61   | O7      |                         | T12 PWM channel 61                                          |\n| IOM_MON1_12    | O7      |                         | Monitor input 1                                             |\n| IOM_REF1_9     | O7      |                         | Reference input 1                                           |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "711ac0c9-372d-48cc-b62f-553634f152d6": {"__data__": {"id_": "711ac0c9-372d-48cc-b62f-553634f152d6", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-1 Port 00 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type             | Function                            |\n|--------|-----------------|---------|-------------------------|-------------------------------------|\n| P7     | P00.5           | I       | SLOW / PU1 / VEXT / ES1 | General-purpose input               |\n|        | GTM_TIM3_IN4_1  | I       |                         | Mux input channel 4 of TIM module 3 |\n|        | GTM_TIM3_IN0_11 | I       |                         | Mux input channel 0 of TIM module 3 |\n|        | GTM_TIM2_IN4_1  | I       |                         | Mux input channel 4 of TIM module 2 |\n|        | CCU60_CC62INB   | I       |                         | T12 capture input 62                |\n|        | EDSADC_DSCIN2A  | I       |                         | Modulator clock input, channel 2    |\n|        | PSI5_RX2A       | I       |                         | RXD inputs (receive data) channel 2 |\n|        | CCU61_CC62INA   | I       |                         | T12 capture input 62                |\n|        | SENT_SENT4B     | I       |                         | Receive input channel 4             |\n|        | CAN11_RXDB      | I       |                         | CAN receive input node 1            |\n|        | ASCLIN12_ARXB   | I       |                         | Receive input                       |\n|        | GTM_DTMT1_1     | I       |                         | CDTM1_DTM0                          |\n|        | EVADC_G9CH7     | AI      |                         | Analog input channel 7, group 9     |\n|        | P00.5           | O0      |                         | General-purpose output              |\n|        | GTM_TOUT14      | O1      |                         | GTM muxed output                    |\n|        | IOM_REF0_14     | O1      |                         | Reference input 0                   |\n|        | EDSADC_CGPWMN   | O2      |                         | Negative carrier generator output   |\n|        | QSPI3_SLSO3     | O3      |                         | Master slave select output          |\n|        | EDSADC_DSCOUT2  | O4      |                         | Modulator clock output              |\n|        | EVADC_FC0BFLOUT | O5      |                         | Boundary flag output, FC channel 0  |\n|        | SENT_SPC4       | O6      |                         | Transmit output                     |\n|        | CCU61_CC62      | O7      |                         | T12 PWM channel 62                  |\n|        | IOM_MON1_10     | O7      |                         | Monitor input 1                     |\n|        | IOM_REF1_11     | O7      |                         | Reference input 1                   |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "ccd2dd1e-6a20-4128-aca8-b64fde4c4d98": {"__data__": {"id_": "ccd2dd1e-6a20-4128-aca8-b64fde4c4d98", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-1 Port 00 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type             | Function                                           |\n|--------|-----------------|---------|-------------------------|----------------------------------------------------|\n| P9     | P00.6           | I       | SLOW / PU1 / VEXT / ES1 | General-purpose input                              |\n|        | GTM_TIM3_IN5_1  | I       |                         | Mux input channel 5 of TIM module 3                |\n|        | GTM_TIM3_IN1_14 | I       |                         | Mux input channel 1 of TIM module 3                |\n|        | GTM_TIM2_IN5_1  | I       |                         | Mux input channel 5 of TIM module 2                |\n|        | EDSADC_ITR4F    | I       |                         | Trigger/Gate input, channel 4                      |\n|        | EDSADC_DSDIN2A  | I       |                         | Digital datastream input, channel 2                |\n|        | SENT_SENT5B     | I       |                         | Receive input channel 5                            |\n|        | ASCLIN5_ARXA    | I       |                         | Receive input                                      |\n|        | GTM_DTMT3_1     | I       |                         | CDTM3_DTM0                                         |\n|        | EVADC_G9CH6     | AI      |                         | Analog input channel 6, group 9                    |\n|        | P00.6           | O0      |                         | General-purpose output                             |\n|        | GTM_TOUT15      | O1      |                         | GTM muxed output                                   |\n|        | IOM_REF0_15     | O1      |                         | Reference input 0                                  |\n|        | EDSADC_CGPWMP   | O2      |                         | Positive carrier generator output                  |\n|        | -               | O3      |                         | Reserved                                           |\n|        | PSI5_TX2        | O4      |                         | TXD outputs (send data)                            |\n|        | IOM_REF1_15     | O4      |                         | Reference input 1                                  |\n|        | EVADC_EMUX10    | O5      |                         | Control of external analog multiplexer interface 1 |\n|        | SENT_SPC5       | O6      |                         | Transmit output                                    |\n|        | CCU61_COUT62    | O7      |                         | T12 PWM channel 62                                 |\n|        | IOM_MON1_13     | O7      |                         | Monitor input 1                                    |\n|        | IOM_REF1_8      | O7      |                         | Reference input 1                                  |\n\n<!-- Chunk 21-25 -->\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "dd1e6c40-a0c7-4fef-8301-f29e8b229229": {"__data__": {"id_": "dd1e6c40-a0c7-4fef-8301-f29e8b229229", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-1 Port 00 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type             | Function                                                         |\n|--------|-----------------|---------|-------------------------|------------------------------------------------------------------|\n| R6     | P00.7           | I       | SLOW / PU1 / VEXT / ES1 | General-purpose input                                            |\n|        | GTM_TIM3_IN6_1  | I       |                         | Mux input channel 6 of TIM module 3                              |\n|        | GTM_TIM3_IN2_11 | I       |                         | Mux input channel 2 of TIM module 3                              |\n|        | GTM_TIM2_IN6_1  | I       |                         | Mux input channel 6 of TIM module 2                              |\n|        | CCU61_CC60INC   | I       |                         | T12 capture input 60                                             |\n|        | SENT_SENT6B     | I       |                         | Receive input channel 6                                          |\n|        | EDSADC_DSCIN4A  | I       |                         | Modulator clock input, channel 4                                 |\n|        | GPT120_T2INA    | I       |                         | Trigger/gate input of timer T2                                   |\n|        | CCU61_CCPOS0A   | I       |                         | Hall capture input 0                                             |\n|        | CCU60_T12HRB    | I       |                         | External timer start 12                                          |\n|        | GTM_DTMT0_2     | I       |                         | CDTM0_DTM0                                                       |\n|        | EVADC_G9CH5     | I       |                         | Analog input channel 5, group                                    |\n|        |                 | AI      |                         | 9                                                                |\n|        | EDSADC_EDS4NA   | AI      |                         | Negative analog input channel 4, pin A                           |\n|        | P00.7           | O0      |                         | General-purpose output                                           |\n|        | GTM_TOUT16      | O1      |                         | GTM muxed output                                                 |\n|        | ASCLIN5_ATX     | O2 O3   |                         | Transmit output                                                  |\n|        | EVADC_FC2BFLOUT |         |                         | Boundary flag output, FC channel 2                               |\n|        | EDSADC_DSCOUT4  | O4      |                         | Modulator clock output                                           |\n|        | EVADC_EMUX11    | O5      |                         | Control of external analog multiplexer interface Transmit output |\n|        | SENT_SPC6       | O6      |                         |                                                                  |\n|        | CCU61_CC60      | O7      |                         | T12 PWM channel 60                                               |\n|        | IOM_MON1_8      | O7      |                         | Monitor input 1                                                  |\n|        | IOM_REF1_13     | O7      |                         | Reference input 1                                                |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "d31b6e61-845e-4b89-bec8-1cd2613df605": {"__data__": {"id_": "d31b6e61-845e-4b89-bec8-1cd2613df605", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-1 Port 00 Functions (cont'd)\n\n| Ball   | Symbol                | Ctrl.   | Buffer Type             | Function                                  |\n|--------|-----------------------|---------|-------------------------|-------------------------------------------|\n| R9     | P00.8                 | I       | SLOW / PU1 / VEXT / ES1 | General-purpose input                     |\n|        | GTM_TIM3_IN7_1        |         |                         | Mux input channel 7 of TIM module 3       |\n|        | GTM_TIM3_IN3_11       |         |                         | Mux input channel 3 of TIM module 3       |\n|        | GTM_TIM2_IN7_1        |         |                         | Mux input channel 7 of TIM module 2       |\n|        | CCU61_CC61INC         |         |                         | T12 capture input 61                      |\n|        | SENT_SENT7B           |         |                         | Receive input channel 7                   |\n|        | EDSADC_DSDIN4A        |         |                         | Digital datastream input, channel 4       |\n|        | GPT120_T2EUDA         |         |                         | Count direction control input of timer T2 |\n|        | CCU61_CCPOS1A         |         |                         | Hall capture input 1                      |\n|        | CCU60_T13HRB          |         |                         | External timer start 13                   |\n|        | ASCLIN10_ARXB         |         |                         | Receive input                             |\n|        | EVADC_G9CH4           | AI      |                         | Analog input channel 4, group 9           |\n|        | EDSADC_EDS4PA         |         |                         | Positive analog input channel 4, pin A    |\n|        | P00.8                 | O0      |                         | General-purpose output                    |\n|        | GTM_TOUT17            | O1      |                         | GTM muxed output                          |\n|        | QSPI3_SLSO6           | O2      |                         | Master slave select output                |\n|        | ASCLIN10_ATX          | O3      |                         | Transmit output                           |\n|        | -                     | O4      |                         | Reserved                                  |\n|        | EVADC_EMUX12          | O5      |                         | interface                                 |\n|        | SENT_SPC7             |         |                         | Control of external analog multiplexer    |\n|        |                       | O6      |                         | Transmit output                           |\n|        | CCU61_CC61 IOM_MON1_9 | O7      |                         | T12 PWM channel 61 Monitor input 1        |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "32b692cc-276f-4fac-a487-5b1d8aba4838": {"__data__": {"id_": "32b692cc-276f-4fac-a487-5b1d8aba4838", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-1 Port 00 Functions (cont'd)\n\n| Ball   | Symbol         | Ctrl.   | Buffer Type             | Function                                  |\n|--------|----------------|---------|-------------------------|-------------------------------------------|\n| R7     | P00.9          | I       | SLOW / PU1 / VEXT / ES1 | General-purpose input                     |\n|        | GTM_TIM4_IN0_7 | I       |                         | Mux input channel 0 of TIM module 4       |\n|        | GTM_TIM1_IN0_1 | I       |                         | Mux input channel 0 of TIM module 1       |\n|        | GTM_TIM0_IN0_1 | I       |                         | Mux input channel 0 of TIM module 0       |\n|        | CCU61_CC62INC  | I       |                         | T12 capture input 62                      |\n|        | SENT_SENT8B    | I       |                         | Receive input channel 8                   |\n|        | CCU61_CCPOS2A  | I       |                         | Hall capture input 2                      |\n|        | EDSADC_DSCIN1A | I       |                         | Modulator clock input, channel 1          |\n|        | EDSADC_ITR3F   | I       |                         | Trigger/Gate input, channel 3             |\n|        | GPT120_T4EUDA  | I       |                         | Count direction control input of timer T4 |\n|        | CCU60_T13HRC   | I       |                         | External timer start 13                   |\n|        | CCU60_T12HRC   | I       |                         | External timer start 12                   |\n|        | ASCLIN13_ARXA  | I       |                         | Receive input                             |\n|        | EVADC_G9CH3    | AI      |                         | Analog input channel 3, group 9           |\n|        | EDSADC_EDS4NB  | AI      |                         | Negative analog input channel 4, pin B    |\n|        | P00.9          | O0      |                         | General-purpose output                    |\n|        | GTM_TOUT18     | O1      |                         | GTM muxed output                          |\n|        | QSPI3_SLSO7    | O2      |                         | Master slave select output                |\n|        | ASCLIN3_ARTS   | O3      |                         | Ready to send output                      |\n|        | EDSADC_DSCOUT1 | O4      |                         | Modulator clock output                    |\n|        | ASCLIN4_ATX    | O5      |                         | Transmit output                           |\n|        | SENT_SPC8      | O6      |                         | Transmit output                           |\n|        | CCU61_CC62     | O7      |                         | T12 PWM channel 62                        |\n|        | IOM_MON1_10    | O7      |                         | Monitor input 1                           |\n|        | IOM_REF1_11    | O7      |                         | Reference input 1                         |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "0ba0d200-2686-46cd-9ac2-aa2172bdd567": {"__data__": {"id_": "0ba0d200-2686-46cd-9ac2-aa2172bdd567", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-1 Port 00 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type             | Function                               |\n|--------|-----------------|---------|-------------------------|----------------------------------------|\n| R10    | P00.10          | I       | SLOW / PU1 / VEXT / ES1 | General-purpose input                  |\n| R10    | GTM_TIM4_IN1_11 | I       | SLOW / PU1 / VEXT / ES1 | Mux input channel 1 of TIM module 4    |\n| R10    | GTM_TIM1_IN1_1  | I       | SLOW / PU1 / VEXT / ES1 | Mux input channel 1 of TIM module 1    |\n| R10    | GTM_TIM0_IN1_1  | I       | SLOW / PU1 / VEXT / ES1 | Mux input channel 1 of TIM module 0    |\n| R10    | SENT_SENT9B     | I       | SLOW / PU1 / VEXT / ES1 | Receive input channel 9                |\n| R10    | EDSADC_DSDIN1A  | I       | SLOW / PU1 / VEXT / ES1 | Digital datastream input, channel 1    |\n| R10    | EVADC_G9CH2     | AI      | SLOW / PU1 / VEXT / ES1 | Analog input channel 2, group 9        |\n| R10    | EDSADC_EDS4PB   | AI      | SLOW / PU1 / VEXT / ES1 | Positive analog input channel 4, pin B |\n| R10    | P00.10          | O0      | SLOW / PU1 / VEXT / ES1 | General-purpose output                 |\n| R10    | GTM_TOUT19      | O1      | SLOW / PU1 / VEXT / ES1 | GTM muxed output                       |\n| R10    | ASCLIN4_ASCLK   | O2      | SLOW / PU1 / VEXT / ES1 | Shift clock output                     |\n| R10    | ASCLIN13_ATX    | O3      | SLOW / PU1 / VEXT / ES1 | Transmit output                        |\n| R10    | -               | O4      | SLOW / PU1 / VEXT / ES1 | Reserved                               |\n| R10    | -               | O5      | SLOW / PU1 / VEXT / ES1 | Reserved                               |\n| R10    | SENT_SPC9       | O6      | SLOW / PU1 / VEXT / ES1 | Transmit output                        |\n| R10    | CCU61_COUT63    | O7      | SLOW / PU1 / VEXT / ES1 | T13 PWM channel 63                     |\n| R10    | IOM_MON1_7      | O7      | SLOW / PU1 / VEXT / ES1 | Monitor input 1                        |\n| R10    | IOM_REF1_7      | O7      | SLOW / PU1 / VEXT / ES1 | Reference input 1                      |\n| T6     | P00.11          | I       | SLOW / PU1 / VEXT / ES1 | General-purpose input                  |\n| T6     | GTM_TIM4_IN2_11 | I       | SLOW / PU1 / VEXT / ES1 | Mux input channel 2 of TIM module 4    |\n| T6     | GTM_TIM1_IN2_1  | I       | SLOW / PU1 / VEXT / ES1 | Mux input channel 2 of TIM module 1    |\n| T6     | GTM_TIM0_IN2_1  | I       | SLOW / PU1 / VEXT / ES1 | Mux input channel 2 of TIM module 0    |\n| T6     | CCU60_CTRAPA    | I       | SLOW / PU1 / VEXT / ES1 | Trap input capture                     |\n| T6     | EDSADC_DSCIN0A  | I       | SLOW / PU1 / VEXT / ES1 | Modulator clock input, channel 0       |\n| T6     | CCU61_T12HRE    | I       | SLOW / PU1 / VEXT / ES1 | External timer start 12                |\n| T6     | SENT_SENT10B    | I       | SLOW / PU1 / VEXT / ES1 | Receive input channel 10               |\n| T6     | ASCLIN13_ARXB   | I       | SLOW / PU1 / VEXT / ES1 | Receive input                          |\n| T6     | EVADC_G9CH1     | AI      | SLOW / PU1 / VEXT / ES1 | Analog input channel 1, group 9        |\n| T6     | P00.11          | O0      | SLOW / PU1 / VEXT / ES1 | General-purpose output                 |\n| T6     | GTM_TOUT20      | O1      | SLOW / PU1 / VEXT / ES1 | GTM muxed output                       |\n| T6     | ASCLIN4_ASLSO   | O2      | SLOW / PU1 / VEXT / ES1 | Slave select signal output             |\n| T6     | ASCLIN13_ATX    | O3      | SLOW / PU1 / VEXT / ES1 | Transmit output                        |\n| T6     | EDSADC_DSCOUT0  | O4      | SLOW / PU1 / VEXT / ES1 | Modulator clock output                 |\n| T6     | -               | O5      | SLOW / PU1 / VEXT / ES1 | Reserved                               |\n| T6     | -               | O6      | SLOW / PU1 / VEXT / ES1 | Reserved                               |\n|        | -               | O7      | SLOW / PU1 / VEXT / ES1 | Reserved                               |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "3b9d8ba4-b63c-4ab9-82df-05a75fa29bf9": {"__data__": {"id_": "3b9d8ba4-b63c-4ab9-82df-05a75fa29bf9", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-1 Port 00 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type             | Function                            |\n|--------|-----------------|---------|-------------------------|-------------------------------------|\n| T7     | P00.12          | I       | SLOW / PU1 / VEXT / ES1 | General-purpose input               |\n|        | GTM_TIM4_IN3_11 | I       | SLOW / PU1 / VEXT / ES1 | Mux input channel 3 of TIM module 4 |\n|        | GTM_TIM1_IN3_1  | I       | SLOW / PU1 / VEXT / ES1 | Mux input channel 3 of TIM module 1 |\n|        | GTM_TIM0_IN3_1  | I       | SLOW / PU1 / VEXT / ES1 | Mux input channel 3 of TIM module 0 |\n|        | ASCLIN3_ACTSA   | I       | SLOW / PU1 / VEXT / ES1 | Clear to send input                 |\n|        | EDSADC_DSDIN0A  | I       | SLOW / PU1 / VEXT / ES1 | Digital datastream input, channel 0 |\n|        | ASCLIN4_ARXA    | I       | SLOW / PU1 / VEXT / ES1 | Receive input                       |\n|        | SENT_SENT11B    | I       | SLOW / PU1 / VEXT / ES1 | Receive input channel 11            |\n|        | EVADC_G9CH0     | AI      | SLOW / PU1 / VEXT / ES1 | Analog input channel 0, group 9     |\n|        | EVADC_FC2CH0    | AI      | SLOW / PU1 / VEXT / ES1 | Analog input FC channel 2           |\n|        | P00.12          | O0      | SLOW / PU1 / VEXT / ES1 | General-purpose output              |\n|        | GTM_TOUT21      | O1      | SLOW / PU1 / VEXT / ES1 | GTM muxed output                    |\n|        | -               | O2      | SLOW / PU1 / VEXT / ES1 | Reserved                            |\n|        | -               | O3      | SLOW / PU1 / VEXT / ES1 | Reserved                            |\n|        | -               | O4      | SLOW / PU1 / VEXT / ES1 | Reserved                            |\n|        | -               | O5      | SLOW / PU1 / VEXT / ES1 | Reserved                            |\n|        | -               | O6      | SLOW / PU1 / VEXT / ES1 | Reserved                            |\n|        | CCU61_COUT63    | O7      | SLOW / PU1 / VEXT / ES1 | T13 PWM channel 63                  |\n|        | IOM_MON1_7      | O7      | SLOW / PU1 / VEXT / ES1 | Monitor input 1                     |\n|        | IOM_REF1_7      | O7      | SLOW / PU1 / VEXT / ES1 | Reference input 1                   |\n| T2     | P00.13          | I       | FAST / PU1 / VEXT / ES  | General-purpose input               |\n|        | GTM_TIM6_IN5_2  | I       | FAST / PU1 / VEXT / ES  | Mux input channel 5 of TIM module 6 |\n|        | GTM_TIM5_IN0_1  | I       | FAST / PU1 / VEXT / ES  | Mux input channel 0 of TIM module 5 |\n|        | GTM_TIM4_IN0_1  | I       | FAST / PU1 / VEXT / ES  | Mux input channel 0 of TIM module 4 |\n|        | EDSADC_DSDIN6A  | I       | FAST / PU1 / VEXT / ES  | Digital datastream input, channel 6 |\n|        | P00.13          | O0      | FAST / PU1 / VEXT / ES  | General-purpose output              |\n|        | GTM_TOUT167     | O1      | FAST / PU1 / VEXT / ES  | GTM muxed output                    |\n|        | -               | O2      | FAST / PU1 / VEXT / ES  | Reserved                            |\n|        | -               | O3      | FAST / PU1 / VEXT / ES  | Reserved                            |\n|        | CCU_EXTCLK1     | O4      | FAST / PU1 / VEXT / ES  | External Clock 1                    |\n|        | -               | O5      | FAST / PU1 / VEXT / ES  | Reserved                            |\n|        | -               | O6      | FAST / PU1 / VEXT / ES  | Reserved                            |\n| -      |                 | O7      | FAST / PU1 / VEXT / ES  | Reserved                            |\n\n<!-- Chunk 26-30 -->\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "a68856cf-1ef5-4847-869f-ab47bd444f0a": {"__data__": {"id_": "a68856cf-1ef5-4847-869f-ab47bd444f0a", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-1 Port 00 Functions (cont'd)\n\n| Ball   | Symbol         | Ctrl.   | Buffer Type            | Function                            |\n|--------|----------------|---------|------------------------|-------------------------------------|\n| U2     | P00.14         | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| U2     | GTM_TIM6_IN6_2 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 6 of TIM module 6 |\n| U2     | GTM_TIM5_IN7_1 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 7 of TIM module 5 |\n| U2     | GTM_TIM4_IN7_1 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 7 of TIM module 4 |\n| U2     | EDSADC_DSCIN6A | I       | SLOW / PU1 / VEXT / ES | Modulator clock input, channel 6    |\n| U2     | P00.14         | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| U2     | GTM_TOUT166    | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| U2     | -              | O2      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| U2     | -              | O3      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| U2     | EDSADC_DSCOUT6 | O4      | SLOW / PU1 / VEXT / ES | Modulator clock output              |\n| U2     | -              | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| U2     | -              | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| U2     | -              | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| U1     | P00.15         | I       | FAST / PU1 / VEXT / ES | General-purpose input               |\n| U1     | GTM_TIM6_IN7_2 | I       | FAST / PU1 / VEXT / ES | Mux input channel 7 of TIM module 6 |\n| U1     | GTM_TIM5_IN1_1 | I       | FAST / PU1 / VEXT / ES | Mux input channel 1 of TIM module 5 |\n| U1     | GTM_TIM4_IN1_1 | I       | FAST / PU1 / VEXT / ES | Mux input channel 1 of TIM module 4 |\n| U1     | EDSADC_ITR6F   | I       | FAST / PU1 / VEXT / ES | Trigger/Gate input, channel 6       |\n| U1     | P00.15         | O0      | FAST / PU1 / VEXT / ES | General-purpose output              |\n| U1     | GTM_TOUT168    | O1      | FAST / PU1 / VEXT / ES | GTM muxed output                    |\n| U1     | -              | O2      | FAST / PU1 / VEXT / ES | Reserved                            |\n| U1     | -              | O3      | FAST / PU1 / VEXT / ES | Reserved                            |\n| U1     | CCU_EXTCLK0    | O4      | FAST / PU1 / VEXT / ES | External Clock 0                    |\n| U1     | -              | O5      | FAST / PU1 / VEXT / ES | Reserved                            |\n| U1     | -              | O6      | FAST / PU1 / VEXT / ES | Reserved                            |\n| U1     | -              | O7      | FAST / PU1 / VEXT / ES | Reserved                            |\n\n<!-- image -->\n\nTable 2-2 Port 01 Functions\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                            |\n|--------|-----------------|---------|------------------------|-------------------------------------|\n| J2     | P01.0           | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| J2     | GTM_TIM5_IN4_1  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 4 of TIM module 5 |\n| J2     | GTM_TIM4_IN4_1  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 4 of TIM module 4 |\n| J2     | GTM_TIM2_IN6_13 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 6 of TIM module 2 |\n| J2     | CAN21_RXDE      | I       | SLOW / PU1 / VEXT / ES | CAN receive input node 1            |\n| J2     | EDSADC_ITR6E    | I       | SLOW / PU1 / VEXT / ES | Trigger/Gate input, channel 6       |\n| J2     | CAN03_RXDF      | I       | SLOW / PU1 / VEXT / ES | CAN receive input node 3            |\n| J2     | ASCLIN6_ARXB    | I       | SLOW / PU1 / VEXT / ES | Receive input                       |\n| J2     | P01.0           | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| J2     | GTM_TOUT155     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| J2     | -               | O2      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| J2     | -               | O3      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| J2     | -               | O4      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| J2     | -               | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| J2     | -               | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| J2     | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| K1     | P01.1           | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| K1     | GTM_TIM5_IN1_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 1 of TIM module 5 |\n| K1     | GTM_TIM4_IN1_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 1 of TIM module 4 |\n| K1     | EDSADC_ITR8E    | I       | SLOW / PU1 / VEXT / ES | Trigger/Gate input, channel 8       |\n| K1     | ERAY1_RXDA1     | I       | SLOW / PU1 / VEXT / ES | Receive Channel A1                  |\n| K1     | SENT_SENT15B    | I       | SLOW / PU1 / VEXT / ES | Receive input channel 15            |\n| K1     | P01.1           | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| K1     | GTM_TOUT159     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| K1     | -               | O2      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| K1     | -               | O3      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| K1     | ASCLIN6_ATX     | O4      | SLOW / PU1 / VEXT / ES | Transmit output                     |\n| K1     | -               | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| K1     | -               | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n|        | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "9e2b21fe-547c-4d72-b596-20e68834620a": {"__data__": {"id_": "9e2b21fe-547c-4d72-b596-20e68834620a", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "702336d9-5972-4e9f-ab89-f694b5b01fbf": {"__data__": {"id_": "702336d9-5972-4e9f-ab89-f694b5b01fbf", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-2 Port 01 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                            |\n|--------|-----------------|---------|------------------------|-------------------------------------|\n| K2     | P01.2           | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| K2     | GTM_TIM5_IN5_1  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 5 of TIM module 5 |\n| K2     | GTM_TIM4_IN5_1  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 5 of TIM module 4 |\n| K2     | EDSADC_DSCIN7A  | I       | SLOW / PU1 / VEXT / ES | Modulator clock input, channel 7    |\n| K2     | P01.2           | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| K2     | GTM_TOUT156     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| K2     | -               | O2      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| K2     | CAN03_TXD       | O3      | SLOW / PU1 / VEXT / ES | CAN transmit output node 3          |\n| K2     | IOM_MON2_8      | O3      | SLOW / PU1 / VEXT / ES | Monitor input 2                     |\n| K2     | IOM_REF2_8      | O3      | SLOW / PU1 / VEXT / ES | Reference input 2                   |\n| K2     | -               | O4      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| K2     | CAN21_TXD       | O5      | SLOW / PU1 / VEXT / ES | CAN transmit output node 1          |\n| K2     | EDSADC_DSCOUT7  | O6      | SLOW / PU1 / VEXT / ES | Modulator clock output              |\n| K2     | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M10    | P01.3           | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| M10    | GTM_TIM4_IN5_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 5 of TIM module 4 |\n| M10    | GTM_TIM2_IN0_14 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 0 of TIM module 2 |\n| M10    | GTM_TIM0_IN5_8  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 5 of TIM module 0 |\n| M10    | QSPI3_SLSIB     | I       | SLOW / PU1 / VEXT / ES | Slave select input                  |\n| M10    | EDSADC_ITR7F    | I       | SLOW / PU1 / VEXT / ES | Trigger/Gate input, channel 7       |\n| M10    | EVADC_G9CH14    | AI      | SLOW / PU1 / VEXT / ES | Analog input channel 14, group 9    |\n| M10    | P01.3           | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| M10    | GTM_TOUT111     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| M10    | -               | O2      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M10    | -               | O3      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M10    | QSPI3_SLSO9     | O4      | SLOW / PU1 / VEXT / ES | Master slave select output          |\n| M10    | CAN01_TXD       | O5      | SLOW / PU1 / VEXT / ES | CAN transmit output node 1          |\n| M10    | IOM_MON2_6      | O5      | SLOW / PU1 / VEXT / ES | Monitor input 2                     |\n| M10    | IOM_REF2_6      | O5      | SLOW / PU1 / VEXT / ES | Reference input 2                   |\n| M10    | -               | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| -      |                 | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "96e59bf9-021f-4713-80bd-54f3af6a6bc8": {"__data__": {"id_": "96e59bf9-021f-4713-80bd-54f3af6a6bc8", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-2 Port 01 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                            |\n|--------|-----------------|---------|------------------------|-------------------------------------|\n| M9     | P01.4           | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| M9     | GTM_TIM4_IN6_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 6 of TIM module 4 |\n| M9     | GTM_TIM2_IN1_14 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 1 of TIM module 2 |\n| M9     | GTM_TIM0_IN6_8  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 6 of TIM module 0 |\n| M9     | CAN01_RXDC      | I       | SLOW / PU1 / VEXT / ES | CAN receive input node 1            |\n| M9     | EDSADC_ITR7E    | I       | SLOW / PU1 / VEXT / ES | Trigger/Gate input, channel 7       |\n| M9     | EVADC_G9CH13    | AI      | SLOW / PU1 / VEXT / ES | Analog input channel 13, group 9    |\n| M9     | P01.4           | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| M9     | GTM_TOUT112     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| M9     | -               | O2      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M9     | ASCLIN9_ASLSO   | O3      | SLOW / PU1 / VEXT / ES | Slave select signal output          |\n| M9     | QSPI3_SLSO10    | O4      | SLOW / PU1 / VEXT / ES | Master slave select output          |\n| M9     | -               | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M9     | -               | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M9     | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| N10    | P01.5           | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| N10    | GTM_TIM5_IN3_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 3 of TIM module 5 |\n| N10    | GTM_TIM2_IN3_7  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 3 of TIM module 2 |\n| N10    | GTM_TIM2_IN2_7  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 2 of TIM module 2 |\n| N10    | QSPI3_MRSTC     | I       | SLOW / PU1 / VEXT / ES | Master SPI data input               |\n| N10    | EDSADC_DSCIN8A  | I       | SLOW / PU1 / VEXT / ES | Modulator clock input, channel 8    |\n| N10    | ASCLIN9_ARXA    | I       | SLOW / PU1 / VEXT / ES | Receive input                       |\n| N10    | EVADC_G9CH12    | AI      | SLOW / PU1 / VEXT / ES | Analog input channel 12, group 9    |\n| N10    | P01.5           | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| N10    | GTM_TOUT113     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| N10    | -               | O2      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| N10    | -               | O3      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| N10    | QSPI3_MRST      | O4      | SLOW / PU1 / VEXT / ES | Slave SPI data output               |\n| N10    | IOM_MON2_3      | O4      | SLOW / PU1 / VEXT / ES | Monitor input 2                     |\n| N10    | IOM_REF2_3      | O4      | SLOW / PU1 / VEXT / ES | Reference input 2                   |\n| N10    | -               | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| N10    | EDSADC_DSCOUT8  | O6      | SLOW / PU1 / VEXT / ES | Modulator clock output              |\n| N10    | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "9c817e70-f076-4046-91bb-f1c9441c46ef": {"__data__": {"id_": "9c817e70-f076-4046-91bb-f1c9441c46ef", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-2 Port 01 Functions (cont'd)\n\n| Ball   | Symbol         | Ctrl.   | Buffer Type            | Function                            |\n|--------|----------------|---------|------------------------|-------------------------------------|\n| N9     | P01.6          | I       | FAST / PU1 / VEXT / ES | General-purpose input               |\n| N9     | GTM_TIM5_IN6_2 | I       | FAST / PU1 / VEXT / ES | Mux input channel 6 of TIM module 5 |\n| N9     | GTM_TIM5_IN5_3 | I       | FAST / PU1 / VEXT / ES | Mux input channel 5 of TIM module 5 |\n| N9     | GTM_TIM2_IN5_7 | I       | FAST / PU1 / VEXT / ES | Mux input channel 5 of TIM module 2 |\n| N9     | QSPI3_MTSRC    | I       | FAST / PU1 / VEXT / ES | Slave SPI data input                |\n| N9     | EDSADC_DSDIN8A | I       | FAST / PU1 / VEXT / ES | Digital datastream input, channel 8 |\n| N9     | P01.6          | O0      | FAST / PU1 / VEXT / ES | General-purpose output              |\n| N9     | GTM_TOUT114    | O1      | FAST / PU1 / VEXT / ES | GTM muxed output                    |\n| N9     | ASCLIN12_ATX   | O2      | FAST / PU1 / VEXT / ES | Transmit output                     |\n| N9     | ASCLIN9_ASCLK  | O3      | FAST / PU1 / VEXT / ES | Shift clock output                  |\n| N9     | QSPI3_MTSR     | O4      | FAST / PU1 / VEXT / ES | Master SPI data output              |\n| N9     | -              | O5      | FAST / PU1 / VEXT / ES | Reserved                            |\n| N9     | -              | O6      | FAST / PU1 / VEXT / ES | Reserved                            |\n| N9     | -              | O7      | FAST / PU1 / VEXT / ES | Reserved                            |\n| P10    | P01.7          | I       | FAST / PU1 / VEXT / ES | General-purpose input               |\n| P10    | GTM_TIM5_IN7_2 | I       | FAST / PU1 / VEXT / ES | Mux input channel 7 of TIM module 5 |\n| P10    | GTM_TIM2_IN7_7 | I       | FAST / PU1 / VEXT / ES | Mux input channel 7 of TIM module 2 |\n| P10    | QSPI3_SCLKC    | I       | FAST / PU1 / VEXT / ES | Slave SPI clock inputs              |\n| P10    | EDSADC_ITR8F   | I       | FAST / PU1 / VEXT / ES | Trigger/Gate input, channel 8       |\n| P10    | ASCLIN9_ARXB   | I       | FAST / PU1 / VEXT / ES | Receive input                       |\n| P10    | P01.7          | O0      | FAST / PU1 / VEXT / ES | General-purpose output              |\n| P10    | GTM_TOUT115    | O1      | FAST / PU1 / VEXT / ES | GTM muxed output                    |\n| P10    | -              | O2      | FAST / PU1 / VEXT / ES | Reserved                            |\n| P10    | ASCLIN9_ATX    | O3      | FAST / PU1 / VEXT / ES | Transmit output                     |\n| P10    | QSPI3_SCLK     | O4      | FAST / PU1 / VEXT / ES | Master SPI clock output             |\n| P10    | -              | O5      | FAST / PU1 / VEXT / ES | Reserved                            |\n| P10    | -              | O6      | FAST / PU1 / VEXT / ES | Reserved                            |\n|        | -              | O7      | FAST / PU1 / VEXT / ES | Reserved                            |\n\n<!-- Chunk 31-35 -->\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "2481d7f3-73bc-4b95-8147-07f3c4d8a54d": {"__data__": {"id_": "2481d7f3-73bc-4b95-8147-07f3c4d8a54d", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-2 Port 01 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                            |\n|--------|-----------------|---------|------------------------|-------------------------------------|\n| L1     | P01.8           | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| L1     | GTM_TIM5_IN4_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 4 of TIM module 5 |\n| L1     | GTM_TIM5_IN0_10 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 0 of TIM module 5 |\n| L1     | GTM_TIM4_IN4_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 4 of TIM module 4 |\n| L1     | CAN00_RXDF      | I       | SLOW / PU1 / VEXT / ES | CAN receive input node 0            |\n| L1     | ERAY1_RXDB1     | I       | SLOW / PU1 / VEXT / ES | Receive Channel B1                  |\n| L1     | EDSADC_DSDIN9A  | I       | SLOW / PU1 / VEXT / ES | Digital datastream input, channel 9 |\n| L1     | SENT_SENT17B    | I       | SLOW / PU1 / VEXT / ES | Receive input channel 17            |\n| L1     | ASCLIN0_ARXC    | I       | SLOW / PU1 / VEXT / ES | Receive input                       |\n| L1     | CAN20_RXDE      | I       | SLOW / PU1 / VEXT / ES | CAN receive input node 0            |\n| L1     | ASCLIN7_ARXB    | I       | SLOW / PU1 / VEXT / ES | Receive input                       |\n| L1     | P01.8           | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| L1     | GTM_TOUT162     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| L1     | -               | O2      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L1     | -               | O3      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L1     | -               | O4      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L1     | -               | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L1     | -               | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L1     | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L2     | P01.9           | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n|        | GTM_TIM5_IN2_1  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 2 of TIM module 5 |\n|        | GTM_TIM5_IN1_11 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 1 of TIM module 5 |\n|        | GTM_TIM4_IN2_1  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 2 of TIM module 4 |\n|        | EDSADC_DSCIN9A  | I       | SLOW / PU1 / VEXT / ES | Modulator clock input, channel 9    |\n|        | SENT_SENT16B    | I       | SLOW / PU1 / VEXT / ES | Receive input channel 16            |\n|        | P01.9           | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n|        | GTM_TOUT160     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n|        | ASCLIN7_ATX     | O2      | SLOW / PU1 / VEXT / ES | Transmit output                     |\n|        | -               | O3      | SLOW / PU1 / VEXT / ES | Reserved                            |\n|        | -               | O4      | SLOW / PU1 / VEXT / ES | Reserved                            |\n|        | -               | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n|        | EDSADC_DSCOUT9  | O6      | SLOW / PU1 / VEXT / ES | Modulator clock output              |\n| -      |                 | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "c76cfd9f-e866-4211-8535-5a35ed7cac46": {"__data__": {"id_": "c76cfd9f-e866-4211-8535-5a35ed7cac46", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-2 Port 01 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                            |\n|--------|-----------------|---------|------------------------|-------------------------------------|\n| M2     | P01.10          | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| M2     | GTM_TIM5_IN5_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 5 of TIM module 5 |\n| M2     | GTM_TIM5_IN2_9  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 2 of TIM module 5 |\n| M2     | GTM_TIM4_IN5_3  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 5 of TIM module 4 |\n| M2     | EDSADC_ITR9F    | I       | SLOW / PU1 / VEXT / ES | Trigger/Gate input, channel 9       |\n| M2     | SENT_SENT18B    | I       | SLOW / PU1 / VEXT / ES | Receive input channel 18            |\n| M2     | GTM_DTMT3_2     | I       | SLOW / PU1 / VEXT / ES | CDTM3_DTM0                          |\n| M2     | P01.10          | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| M2     | GTM_TOUT163     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| M2     | ASCLIN7_ASCLK   | O2      | SLOW / PU1 / VEXT / ES | Shift clock output                  |\n| M2     | -               | O3      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M2     | -               | O4      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M2     | -               | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M2     | -               | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M2     | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M1     | P01.11          | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| M1     | GTM_TIM5_IN7_3  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 7 of TIM module 5 |\n| M1     | GTM_TIM5_IN3_11 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 3 of TIM module 5 |\n| M1     | GTM_TIM4_IN7_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 7 of TIM module 4 |\n| M1     | EDSADC_ITR9E    | I       | SLOW / PU1 / VEXT / ES | Trigger/Gate input, channel 9       |\n| M1     | SENT_SENT19B    | I       | SLOW / PU1 / VEXT / ES | Receive input channel 19            |\n| M1     | GTM_DTMA5_1     | I       | SLOW / PU1 / VEXT / ES | CDTM5_DTM4                          |\n| M1     | P01.11          | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| M1     | GTM_TOUT165     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| M1     | ASCLIN7_ASLSO   | O2      | SLOW / PU1 / VEXT / ES | Slave select signal output          |\n| M1     | -               | O3      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M1     | -               | O4      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M1     | -               | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| M1     | -               | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n|        | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "b1687916-8b13-4c15-865f-f5d365f790a0": {"__data__": {"id_": "b1687916-8b13-4c15-865f-f5d365f790a0", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-2 Port 01 Functions (cont'd)\n\n| Ball   | Symbol         | Ctrl.   | Buffer Type            | Function                            |\n|--------|----------------|---------|------------------------|-------------------------------------|\n| N2     | P01.12         | I       | FAST / PU1 / VEXT / ES | General-purpose input               |\n| N2     | GTM_TIM6_IN0_3 | I       | FAST / PU1 / VEXT / ES | Mux input channel 0 of TIM module 6 |\n| N2     | GTM_TIM5_IN0_2 | I       | FAST / PU1 / VEXT / ES | Mux input channel 0 of TIM module 5 |\n| N2     | GTM_TIM4_IN0_2 | I       | FAST / PU1 / VEXT / ES | Mux input channel 0 of TIM module 4 |\n| N2     | P01.12         | O0      | FAST / PU1 / VEXT / ES | General-purpose output              |\n| N2     | GTM_TOUT158    | O1      | FAST / PU1 / VEXT / ES | GTM muxed output                    |\n| N2     | ASCLIN7_ATX    | O2      | FAST / PU1 / VEXT / ES | Transmit output                     |\n| N2     | -              | O3      | FAST / PU1 / VEXT / ES | Reserved                            |\n| N2     | -              | O4      | FAST / PU1 / VEXT / ES | Reserved                            |\n| N2     | -              | O5      | FAST / PU1 / VEXT / ES | Reserved                            |\n| N2     | ERAY1_TXDA     | O6      | FAST / PU1 / VEXT / ES | Transmit Channel A                  |\n| N2     | -              | O7      | FAST / PU1 / VEXT / ES | Reserved                            |\n| N1     | P01.13         | I       | FAST / PU1 / VEXT / ES | General-purpose input               |\n| N1     | GTM_TIM6_IN1_3 | I       | FAST / PU1 / VEXT / ES | Mux input channel 1 of TIM module 6 |\n| N1     | GTM_TIM5_IN3_1 | I       | FAST / PU1 / VEXT / ES | Mux input channel 3 of TIM module 5 |\n| N1     | GTM_TIM4_IN3_1 | I       | FAST / PU1 / VEXT / ES | Mux input channel 3 of TIM module 4 |\n| N1     | P01.13         | O0      | FAST / PU1 / VEXT / ES | General-purpose output              |\n| N1     | GTM_TOUT161    | O1      | FAST / PU1 / VEXT / ES | GTM muxed output                    |\n| N1     | ASCLIN0_ATX    | O2      | FAST / PU1 / VEXT / ES | Transmit output                     |\n| N1     | IOM_MON2_12    | O2      | FAST / PU1 / VEXT / ES | Monitor input 2                     |\n| N1     | IOM_REF2_12    | O2      | FAST / PU1 / VEXT / ES | Reference input 2                   |\n| N1     | -              | O3      | FAST / PU1 / VEXT / ES | Reserved                            |\n| N1     | CAN00_TXD      | O4      | FAST / PU1 / VEXT / ES | CAN transmit output node 0          |\n| N1     | IOM_MON2_5     | O4      | FAST / PU1 / VEXT / ES | Monitor input 2                     |\n| N1     | IOM_REF2_5     | O4      | FAST / PU1 / VEXT / ES | Reference input 2                   |\n| N1     | CAN20_TXD      | O5      | FAST / PU1 / VEXT / ES | CAN transmit output node 0          |\n| N1     | ERAY1_TXDB     | O6      | FAST / PU1 / VEXT / ES | Transmit Channel B                  |\n|        | -              | O7      | FAST / PU1 / VEXT / ES | Reserved                            |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "4c09f601-576a-403f-a435-d31d1159702c": {"__data__": {"id_": "4c09f601-576a-403f-a435-d31d1159702c", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-2 Port 01 Functions (cont'd)\n\n| Ball   | Symbol         | Ctrl.   | Buffer Type            | Function                            |\n|--------|----------------|---------|------------------------|-------------------------------------|\n| P2     | P01.14         | I       | FAST / PU1 / VEXT / ES | General-purpose input               |\n| P2     | GTM_TIM6_IN2_3 | I       | FAST / PU1 / VEXT / ES | Mux input channel 2 of TIM module 6 |\n| P2     | GTM_TIM5_IN6_3 | I       | FAST / PU1 / VEXT / ES | Mux input channel 6 of TIM module 5 |\n| P2     | GTM_TIM4_IN6_3 | I       | FAST / PU1 / VEXT / ES | Mux input channel 6 of TIM module 4 |\n| P2     | P01.14         | O0      | FAST / PU1 / VEXT / ES | General-purpose output              |\n| P2     | GTM_TOUT164    | O1      | FAST / PU1 / VEXT / ES | GTM muxed output                    |\n| P2     | -              | O2      | FAST / PU1 / VEXT / ES | Reserved                            |\n| P2     | -              | O3      | FAST / PU1 / VEXT / ES | Reserved                            |\n| P2     | -              | O4      | FAST / PU1 / VEXT / ES | Reserved                            |\n| P2     | -              | O5      | FAST / PU1 / VEXT / ES | Reserved                            |\n| P2     | ERAY1_TXENA    | O6      | FAST / PU1 / VEXT / ES | Transmit Enable Channel A           |\n| P2     | -              | O7      | FAST / PU1 / VEXT / ES | Reserved                            |\n| P1     | P01.15         | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| P1     | GTM_TIM6_IN3_3 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 3 of TIM module 6 |\n| P1     | GTM_TIM5_IN6_1 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 6 of TIM module 5 |\n| P1     | GTM_TIM4_IN6_1 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 6 of TIM module 4 |\n| P1     | EDSADC_DSDIN7A | I       | SLOW / PU1 / VEXT / ES | Digital datastream input, channel 7 |\n| P1     | P01.15         | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| P1     | GTM_TOUT157    | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| P1     | -              | O2      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| P1     | -              | O3      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| P1     | -              | O4      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| P1     | -              | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| P1     | -              | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| P1     | -              | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n\n<!-- image -->\n\nTable 2-3 Port 02 Functions\n\n| Ball   | Symbol                  | Ctrl.   | Buffer Type            | Function                                                     |\n|--------|-------------------------|---------|------------------------|--------------------------------------------------------------|\n| G6     | P02.0                   | I       | FAST / PU1 / VEXT / ES | General-purpose input                                        |\n|        | GTM_TIM1_IN0_2          | I       |                        | Mux input channel 0 of TIM module 1                          |\n|        | GTM_TIM0_IN0_2          | I       |                        | Mux input channel 0 of TIM module 0                          |\n|        | CCU61_CC60INB           | I       |                        | T12 capture input 60                                         |\n|        | ASCLIN2_ARXG            | I       |                        | Receive input                                                |\n|        | CCU60_CC60INA           | I       |                        | T12 capture input 60                                         |\n|        | SCU_E_REQ3_2            | I       |                        | ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB)  |\n|        | GTM_DTMA0_0             | I       |                        | CDTM0_DTM4                                                   |\n|        | P02.0                   | O0      |                        | General-purpose output                                       |\n|        | GTM_TOUT0               | O1      |                        | GTM muxed output                                             |\n|        | IOM_REF0_0              | O1      |                        | Reference input 0                                            |\n|        | ASCLIN2_ATX             | O2      |                        | Transmit output                                              |\n|        | IOM_MON2_14             | O2      |                        | Monitor input 2                                              |\n|        | IOM_REF2_14             | O2      |                        | Reference input 2                                            |\n|        | QSPI3_SLSO1             | O3      |                        | Master slave select output                                   |\n|        | EDSADC_CGPWMN CAN00_TXD | O4 O5   |                        | Negative carrier generator output CAN transmit output node 0 |\n|        | IOM_MON2_5              |         |                        | Monitor input 2                                              |\n|        | IOM_REF2_5              |         |                        | Reference input 2 Transmit Channel A                         |\n|        | ERAY0_TXDA              | O6      |                        |                                                              |\n|        | CCU60_CC60              | O7      |                        | T12 PWM channel 60                                           |\n|        | IOM_MON1_2              | O7      |                        | Monitor input 1                                              |\n|        | IOM_REF1_6              | O7      |                        | Reference input 1                                            |\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "43d90dce-2922-49a2-b0f8-50ae493117cd": {"__data__": {"id_": "43d90dce-2922-49a2-b0f8-50ae493117cd", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\n<!-- Chunk 36-40 -->\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "052f0f42-94cc-477a-806c-042dae29d804": {"__data__": {"id_": "052f0f42-94cc-477a-806c-042dae29d804", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-3 Port 02 Functions (cont'd)\n\n| Ball   | Symbol         | Ctrl.   | Buffer Type            | Function                                                    |\n|--------|----------------|---------|------------------------|-------------------------------------------------------------|\n| H7     | P02.1          | I       | SLOW / PU1 / VEXT / ES | General-purpose input                                       |\n| H7     | GTM_TIM1_IN1_2 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 1 of TIM module 1                         |\n| H7     | GTM_TIM0_IN1_2 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 1 of TIM module 0                         |\n| H7     | ERAY0_RXDA2    | I       | SLOW / PU1 / VEXT / ES | Receive Channel A2                                          |\n| H7     | ASCLIN2_ARXB   | I       | SLOW / PU1 / VEXT / ES | Receive input                                               |\n| H7     | CAN00_RXDA     | I       | SLOW / PU1 / VEXT / ES | CAN receive input node 0                                    |\n| H7     | SCU_E_REQ2_1   | I       | SLOW / PU1 / VEXT / ES | ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB) |\n| H7     | P02.1          | O0      | SLOW / PU1 / VEXT / ES | General-purpose output                                      |\n| H7     | GTM_TOUT1      | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                                            |\n| H7     | IOM_REF0_1     | O1      | SLOW / PU1 / VEXT / ES | Reference input 0                                           |\n| H7     | QSPI4_SLSO7    | O2      | SLOW / PU1 / VEXT / ES | Master slave select output                                  |\n| H7     | QSPI3_SLSO2    | O3      | SLOW / PU1 / VEXT / ES | Master slave select output                                  |\n| H7     | EDSADC_CGPWMP  | O4      | SLOW / PU1 / VEXT / ES | Positive carrier generator output                           |\n| H7     | -              | O5      | SLOW / PU1 / VEXT / ES | Reserved                                                    |\n| H7     | -              | O6      | SLOW / PU1 / VEXT / ES | Reserved                                                    |\n| H7     | CCU60_COUT60   | O7      | SLOW / PU1 / VEXT / ES | T12 PWM channel 60                                          |\n| H7     | IOM_MON1_3     | O7      | SLOW / PU1 / VEXT / ES | Monitor input 1                                             |\n| H7     | IOM_REF1_3     | O7      | SLOW / PU1 / VEXT / ES | Reference input 1                                           |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "8332a009-e53a-4640-8a6f-780d1c251bdc": {"__data__": {"id_": "8332a009-e53a-4640-8a6f-780d1c251bdc", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-3 Port 02 Functions (cont'd)\n\n| Ball   | Symbol         | Ctrl.   | Buffer Type            | Function                            |\n|--------|----------------|---------|------------------------|-------------------------------------|\n| H6     | P02.2          | I       | FAST / PU1 / VEXT / ES | General-purpose input               |\n|        | GTM_TIM1_IN2_2 |         |                        | Mux input channel 2 of TIM module 1 |\n|        | GTM_TIM0_IN2_2 |         |                        | Mux input channel 2 of TIM module 0 |\n|        | CCU61_CC61INB  |         |                        | T12 capture input 61                |\n|        | CCU60_CC61INA  |         |                        | T12 capture input 61                |\n|        | SENT_SENT14B   |         |                        | Receive input channel 14            |\n|        | P02.2          | O0      |                        | General-purpose output              |\n|        | GTM_TOUT2 O1   |         |                        | GTM muxed output                    |\n|        | IOM_REF0_2     |         |                        | Reference input 0                   |\n|        | ASCLIN1_ATX    | O2      |                        | Transmit output                     |\n|        | IOM_MON2_13    |         |                        | Monitor input 2                     |\n|        | IOM_REF2_13    |         |                        | Reference input 2                   |\n|        | QSPI3_SLSO3 O3 |         |                        | Master slave select output          |\n|        | PSI5_TX0 O4    |         |                        | TXD outputs (send data)             |\n|        | IOM_MON1_14    |         |                        | Monitor input 1                     |\n|        | IOM_REF1_14    |         |                        | Reference input 1                   |\n|        | CAN02_TXD O5   |         |                        | CAN transmit output node 2          |\n|        | IOM_MON2_7     |         |                        | Monitor input 2                     |\n|        | IOM_REF2_7     |         |                        | Reference input 2                   |\n|        | ERAY0_TXDB O6  |         |                        | Transmit Channel B                  |\n|        | CCU60_CC61 O7  |         |                        | T12 PWM channel 61                  |\n|        | IOM_MON1_1     |         |                        | Monitor input 1                     |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "caee833e-18a0-4d24-aed7-7c23a36f9f4b": {"__data__": {"id_": "caee833e-18a0-4d24-aed7-7c23a36f9f4b", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-3 Port 02 Functions (cont'd)\n\n| Ball   | Symbol         | Ctrl.   | Buffer Type            | Function                            |\n|--------|----------------|---------|------------------------|-------------------------------------|\n| J7     | P02.3          | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| J7     | GTM_TIM1_IN3_2 | I       |                        | Mux input channel 3 of TIM module 1 |\n| J7     | GTM_TIM0_IN3_2 | I       |                        | Mux input channel 3 of TIM module 0 |\n| J7     | EDSADC_DSCIN5B | I       |                        | Modulator clock input, channel 5    |\n| J7     | ERAY0_RXDB2    | I       |                        | Receive Channel B2                  |\n| J7     | CAN02_RXDB     | I       |                        | CAN receive input node 2            |\n| J7     | ASCLIN1_ARXG   | I       |                        | Receive input                       |\n| J7     | MSC1_SDI1      | I       |                        | Upstream assynchronous input signal |\n| J7     | PSI5_RX0B      | I       |                        | RXD inputs (receive data) channel 0 |\n| J7     | SENT_SENT13B   | I       |                        | Receive input channel 13            |\n| J7     | P02.3          | O0      |                        | General-purpose output              |\n| J7     | GTM_TOUT3      | O1      |                        | GTM muxed output                    |\n| J7     | IOM_REF0_3     | O1      |                        | Reference input 0                   |\n| J7     | ASCLIN2_ASLSO  | O2      |                        | Slave select signal output          |\n| J7     | QSPI3_SLSO4    | O3      |                        | Master slave select output          |\n| J7     | EDSADC_DSCOUT5 | O4      |                        | Modulator clock output              |\n| J7     | -              | O5      |                        | Reserved                            |\n| J7     | -              | O6      |                        | Reserved                            |\n| J7     | CCU60_COUT61   | O7      |                        | T12 PWM channel 61                  |\n|        | IOM_MON1_4     | O7      |                        | Monitor input 1                     |\n|        | IOM_REF1_2     | O7      |                        | Reference input 1                   |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "a3efc625-ec83-4e0f-acc6-ed998f6c95c2": {"__data__": {"id_": "a3efc625-ec83-4e0f-acc6-ed998f6c95c2", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-3 Port 02 Functions (cont'd)\n\n| Ball   | Symbol         | Ctrl.   | Buffer Type            | Function                                                                  |\n|--------|----------------|---------|------------------------|---------------------------------------------------------------------------|\n| J6     | P02.4          | I       | FAST / PU1 / VEXT / ES | General-purpose input                                                     |\n|        | GTM_TIM1_IN4_1 | I       |                        | Mux input channel 4 of TIM module 1                                       |\n|        | GTM_TIM0_IN4_1 | I       |                        | Mux input channel 4 of TIM module 0                                       |\n|        | CCU61_CC62INB  | I       |                        | T12 capture input 62                                                      |\n|        | EDSADC_DSDIN5B | I       |                        | Digital datastream input, channel 5                                       |\n|        | QSPI3_SLSIA    | I       |                        | Slave select input                                                        |\n|        | CCU60_CC62INA  | I       |                        | T12 capture input 62                                                      |\n|        | I2C0_SDAA      | I       |                        | Serial Data Input 0                                                       |\n|        | CAN11_RXDA     | I       |                        | CAN receive input node 1                                                  |\n|        | CAN0_ECTT1     | I       |                        | External CAN time trigger input                                           |\n|        | SENT_SENT12B   | I       |                        | Receive input channel 12                                                  |\n|        | P02.4          | O0      |                        | General-purpose output                                                    |\n|        | GTM_TOUT4      | O1      |                        | GTM muxed output                                                          |\n|        | IOM_REF0_4     | O1      |                        | Reference input 0                                                         |\n|        | ASCLIN2_ASCLK  | O2      |                        | Shift clock output                                                        |\n|        | QSPI3_SLSO0    | O3      |                        | Master slave select output                                                |\n|        | PSI5S_CLK      | O4      |                        | PSI5S CLK is a clock that can be used on a pin to drive the external PHY. |\n|        | I2C0_SDA       | O5      |                        | Serial Data Output                                                        |\n|        | ERAY0_TXENA    | O6      |                        | Transmit Enable Channel A                                                 |\n|        | CCU60_CC62     | O7      |                        | T12 PWM channel 62                                                        |\n|        | IOM_MON1_0     | O7      |                        | Monitor input 1                                                           |\n|        | IOM_REF1_4     | O7      |                        | Reference input 1                                                         |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "c890e39d-cf79-4bb2-a72f-fba1cb9bb28a": {"__data__": {"id_": "c890e39d-cf79-4bb2-a72f-fba1cb9bb28a", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-3 Port 02 Functions (cont'd)\n\n| Ball   | Symbol         | Ctrl.   | Buffer Type            | Function                            |\n|--------|----------------|---------|------------------------|-------------------------------------|\n| K7     | P02.5          | I       | FAST / PU1 / VEXT / ES | General-purpose input               |\n|        | GTM_TIM1_IN5_1 | I       |                        | Mux input channel 5 of TIM module 1 |\n|        | GTM_TIM0_IN5_1 | I       |                        | Mux input channel 5 of TIM module 0 |\n|        | EDSADC_DSCIN4B | I       |                        | Modulator clock input, channel 4    |\n|        | I2C0_SCLA      | I       |                        | Serial Clock Input 0                |\n|        | PSI5_RX1B      | I       |                        | RXD inputs (receive data) channel 1 |\n|        | PSI5S_RXB      | I       |                        | RX data input                       |\n|        | QSPI3_MRSTA    | I       |                        | Master SPI data input               |\n|        | SENT_SENT3C    | I       |                        | Receive input channel 3             |\n|        | CAN0_ECTT2     | I       |                        | External CAN time trigger input     |\n|        | P02.5          | O0      |                        | General-purpose output              |\n|        | GTM_TOUT5      | O1      |                        | GTM muxed output                    |\n|        | IOM_REF0_5     | O1      |                        | Reference input 0                   |\n|        | CAN11_TXD      | O2      |                        | CAN transmit output node 1          |\n|        | QSPI3_MRST     | O3      |                        | Slave SPI data output               |\n|        | IOM_MON2_3     | O3      |                        | Monitor input 2                     |\n|        | IOM_REF2_3     | O3      |                        | Reference input 2                   |\n|        | EDSADC_DSCOUT4 | O4      |                        | Modulator clock output              |\n|        | I2C0_SCL       | O5      |                        | Serial Clock Output                 |\n|        | ERAY0_TXENB    | O6      |                        | Transmit Enable Channel B           |\n|        | CCU60_COUT62   | O7      |                        | T12 PWM channel 62                  |\n|        | IOM_MON1_5     | O7      |                        | Monitor input 1                     |\n\n<!-- Chunk 41-45 -->\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "419fe0b5-4658-417c-8692-24b12e6f7be5": {"__data__": {"id_": "419fe0b5-4658-417c-8692-24b12e6f7be5", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-3 Port 02 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                                           |\n|--------|-----------------|---------|------------------------|----------------------------------------------------|\n| K6     | P02.6           | I       | FAST / PU1 / VEXT / ES | General-purpose input                              |\n|        | GTM_TIM3_IN0_10 | I       |                        | Mux input channel 0 of TIM module 3                |\n|        | GTM_TIM1_IN6_1  | I       |                        | Mux input channel 6 of TIM module 1                |\n|        | GTM_TIM0_IN6_1  | I       |                        | Mux input channel 6 of TIM module 0                |\n|        | CCU60_CC60INC   | I       |                        | T12 capture input 60                               |\n|        | SENT_SENT2C     | I       |                        | Receive input channel 2                            |\n|        | EDSADC_DSDIN4B  | I       |                        | Digital datastream input, channel 4                |\n|        | EDSADC_ITR5E    | I       |                        | Trigger/Gate input, channel 5                      |\n|        | GPT120_T3INA    | I       |                        | Trigger/gate input of core timer T3                |\n|        | CCU60_CCPOS0A   | I       |                        | Hall capture input 0                               |\n|        | CCU61_T12HRB    | I       |                        | External timer start 12                            |\n|        | QSPI3_MTSRA     | I       |                        | Slave SPI data input                               |\n|        | P02.6           | O0      |                        | General-purpose output                             |\n|        | GTM_TOUT6       | O1      |                        | GTM muxed output                                   |\n|        | IOM_REF0_6      | O1      |                        | Reference input 0                                  |\n|        | PSI5S_TX        | O2      |                        | TX data output                                     |\n|        | QSPI3_MTSR      | O3      |                        | Master SPI data output                             |\n|        | PSI5_TX1        | O4      |                        | TXD outputs (send data)                            |\n|        | IOM_MON1_15     | O4      |                        | Monitor input 1                                    |\n|        | EVADC_EMUX00    | O5      |                        | Control of external analog multiplexer interface 0 |\n|        | -               | O6      |                        | Reserved                                           |\n|        | CCU60_CC60      | O7      |                        | T12 PWM channel 60                                 |\n|        | IOM_MON1_2      | O7      |                        | Monitor input 1                                    |\n|        | IOM_REF1_6      | O7      |                        | Reference input 1                                  |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "57121abf-f4f9-49e2-ab95-4870df5764ed": {"__data__": {"id_": "57121abf-f4f9-49e2-ab95-4870df5764ed", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-3 Port 02 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                                         |\n|--------|-----------------|---------|------------------------|--------------------------------------------------|\n| L7     | P02.7           | I       | FAST / PU1 / VEXT / ES | General-purpose input                            |\n|        | GTM_TIM3_IN1_10 | I       |                        | Mux input channel 1 of TIM module 3              |\n|        | GTM_TIM1_IN7_1  | I       |                        | Mux input channel 7 of TIM module 1              |\n|        | GTM_TIM0_IN7_1  | I       |                        | Mux input channel 7 of TIM module 0              |\n|        | CCU60_CC61INC   | I       |                        | T12 capture input 61                             |\n|        | SENT_SENT1C     | I       |                        | Receive input channel 1                          |\n|        | EDSADC_DSCIN3B  | I       |                        | Modulator clock input, channel 3                 |\n|        | EDSADC_ITR4E    | I       |                        | Trigger/Gate input, channel 4                    |\n|        | GPT120_T3EUDA   | I       |                        | Count direction control input of core timer T3   |\n|        | PSI5_RX2B       | I       |                        | RXD inputs (receive data) channel 2              |\n|        | CCU60_CCPOS1A   | I       |                        | Hall capture input 1                             |\n|        | QSPI3_SCLKA     | I       |                        | Slave SPI clock inputs                           |\n|        | CCU61_T13HRB    | I       |                        | External timer start 13                          |\n|        | P02.7           | O0      |                        | General-purpose output                           |\n|        | GTM_TOUT7       | O1      |                        | GTM muxed output                                 |\n|        | IOM_REF0_7      | O1      |                        | Reference input 0                                |\n|        | -               | O2      |                        | Reserved                                         |\n|        | QSPI3_SCLK      | O3      |                        | Master SPI clock output                          |\n|        | EDSADC_DSCOUT3  | O4      |                        | Modulator clock output                           |\n|        | EVADC_EMUX01    | O5      |                        | Control of external analog multiplexer interface |\n|        | SENT_SPC1       | O6      |                        | Transmit output                                  |\n|        | CCU60_CC61      | O7      |                        | T12 PWM channel 61                               |\n|        | IOM_MON1_1      | O7      |                        | Monitor input 1                                  |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "95ce4719-7dc0-4137-abed-b114551b1bc0": {"__data__": {"id_": "95ce4719-7dc0-4137-abed-b114551b1bc0", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-3 Port 02 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                                           |\n|--------|-----------------|---------|------------------------|----------------------------------------------------|\n| L6     | P02.8           | I       | SLOW / PU1 / VEXT / ES | General-purpose input                              |\n|        | GTM_TIM3_IN2_10 | I       |                        | Mux input channel 2 of TIM module 3                |\n|        | GTM_TIM3_IN0_2  | I       |                        | Mux input channel 0 of TIM module 3                |\n|        | GTM_TIM2_IN0_2  | I       |                        | Mux input channel 0 of TIM module 2                |\n|        | CCU60_CC62INC   | I       |                        | T12 capture input 62                               |\n|        | SENT_SENT0C     | I       |                        | Receive input channel 0                            |\n|        | CCU60_CCPOS2A   | I       |                        | Hall capture input 2                               |\n|        | EDSADC_DSDIN3B  | I       |                        | Digital datastream input, channel 3                |\n|        | EDSADC_ITR3E    | I       |                        | Trigger/Gate input, channel 3                      |\n|        | GPT120_T4INA    | I       |                        | Trigger/gate input of timer T4                     |\n|        | CCU61_T12HRC    | I       |                        | External timer start 12                            |\n|        | CCU61_T13HRC    | I       |                        | External timer start 13                            |\n|        | GTM_DTMA0_1     | I       |                        | CDTM0_DTM4                                         |\n|        | P02.8           | O0      |                        | General-purpose output                             |\n|        | GTM_TOUT8       | O1      |                        | GTM muxed output                                   |\n|        | IOM_REF0_8      | O1      |                        | Reference input 0                                  |\n|        | QSPI3_SLSO5     | O2      |                        | Master slave select output                         |\n|        | ASCLIN8_ASCLK   | O3      |                        | Shift clock output                                 |\n|        | PSI5_TX2        | O4      |                        | TXD outputs (send data)                            |\n|        | IOM_REF1_15     | O4      |                        | Reference input 1                                  |\n|        | EVADC_EMUX02    | O5      |                        | Control of external analog multiplexer interface 0 |\n|        | GETH_MDC        | O6      |                        | MDIO clock                                         |\n|        | CCU60_CC62      | O7      |                        | T12 PWM channel 62                                 |\n|        | IOM_MON1_0      | O7      |                        | Monitor input 1                                    |\n|        | IOM_REF1_4      | O7      |                        | Reference input 1                                  |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "cc53ced0-2ad5-4f1a-845c-6c1a0b7fe6de": {"__data__": {"id_": "cc53ced0-2ad5-4f1a-845c-6c1a0b7fe6de", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-3 Port 02 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                            |\n|--------|-----------------|---------|------------------------|-------------------------------------|\n| K9     | P02.9           | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| K9     | GTM_TIM4_IN2_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 2 of TIM module 4 |\n| K9     | GTM_TIM3_IN3_10 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 3 of TIM module 3 |\n| K9     | GTM_TIM0_IN2_10 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 2 of TIM module 0 |\n| K9     | SENT_SENT20B    | I       | SLOW / PU1 / VEXT / ES | Receive input channel 20            |\n| K9     | ASCLIN8_ARXA    | I       | SLOW / PU1 / VEXT / ES | Receive input                       |\n| K9     | P02.9           | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| K9     | GTM_TOUT116     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| K9     | ASCLIN2_ATX     | O2      | SLOW / PU1 / VEXT / ES | Transmit output                     |\n| K9     | IOM_MON2_14     | O2      | SLOW / PU1 / VEXT / ES | Monitor input 2                     |\n| K9     | IOM_REF2_14     | O2      | SLOW / PU1 / VEXT / ES | Reference input 2                   |\n| K9     | ASCLIN8_ATX     | O3      | SLOW / PU1 / VEXT / ES | Transmit output                     |\n| K9     | -               | O4      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| K9     | CAN01_TXD       | O5      | SLOW / PU1 / VEXT / ES | CAN transmit output node 1          |\n| K9     | IOM_MON2_6      | O5      | SLOW / PU1 / VEXT / ES | Monitor input 2                     |\n| K9     | IOM_REF2_6      | O5      | SLOW / PU1 / VEXT / ES | Reference input 2                   |\n| K9     | -               | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| K9     | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L10    | P02.10          | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| L10    | GTM_TIM4_IN3_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 3 of TIM module 4 |\n| L10    | GTM_TIM3_IN4_11 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 4 of TIM module 3 |\n| L10    | GTM_TIM0_IN3_10 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 3 of TIM module 0 |\n| L10    | ASCLIN2_ARXC    | I       | SLOW / PU1 / VEXT / ES | Receive input                       |\n| L10    | CAN01_RXDE      | I       | SLOW / PU1 / VEXT / ES | CAN receive input node 1            |\n| L10    | SENT_SENT21B    | I       | SLOW / PU1 / VEXT / ES | Receive input channel 21            |\n| L10    | ASCLIN8_ARXB    | I       | SLOW / PU1 / VEXT / ES | Receive input                       |\n| L10    | P02.10          | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| L10    | GTM_TOUT117     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| L10    | -               | O2      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L10    | -               | O3      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L10    | -               | O4      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L10    | -               | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L10    | -               | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n|        | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "0d5117c4-585a-4e39-a4c1-e3a2bff8ac13": {"__data__": {"id_": "0d5117c4-585a-4e39-a4c1-e3a2bff8ac13", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-3 Port 02 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                            |\n|--------|-----------------|---------|------------------------|-------------------------------------|\n| L9     | P02.11          | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| L9     | GTM_TIM4_IN4_3  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 4 of TIM module 4 |\n| L9     | GTM_TIM3_IN5_12 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 5 of TIM module 3 |\n| L9     | GTM_TIM0_IN7_7  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 7 of TIM module 0 |\n| L9     | SENT_SENT22B    | I       | SLOW / PU1 / VEXT / ES | Receive input channel 22            |\n| L9     | EVADC_G9CH15    | AI      | SLOW / PU1 / VEXT / ES | Analog input channel 15, group 9    |\n| L9     | P02.11          | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| L9     | GTM_TOUT118     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| L9     | -               | O2      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L9     | ASCLIN8_ASLSO   | O3      | SLOW / PU1 / VEXT / ES | Slave select signal output          |\n| L9     | -               | O4      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L9     | -               | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L9     | -               | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| L9     | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| F2     | P02.12          | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| F2     | GTM_TIM5_IN0_3  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 0 of TIM module 5 |\n| F2     | GTM_TIM4_IN0_3  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 0 of TIM module 4 |\n| F2     | GTM_TIM3_IN6_12 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 6 of TIM module 3 |\n| F2     | SENT_SENT23B    | I       | SLOW / PU1 / VEXT / ES | Receive input channel 23            |\n| F2     | P02.12          | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| F2     | GTM_TOUT151     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| F2     | QSPI3_SLSO5     | O2      | SLOW / PU1 / VEXT / ES | Master slave select output          |\n| F2     | QSPI4_SLSO4     | O3      | SLOW / PU1 / VEXT / ES | Master slave select output          |\n| F2     | ASCLIN6_ASLSO   | O4      | SLOW / PU1 / VEXT / ES | Slave select signal output          |\n| F2     | -               | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| F2     | -               | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n|        | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n\n<!-- Chunk 46-50 -->\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "e418654c-7cf8-4993-828c-2c1675f6cdf4": {"__data__": {"id_": "e418654c-7cf8-4993-828c-2c1675f6cdf4", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-3 Port 02 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                            |\n|--------|-----------------|---------|------------------------|-------------------------------------|\n| F1     | P02.13          | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| F1     | GTM_TIM5_IN2_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 2 of TIM module 5 |\n| F1     | GTM_TIM4_IN2_3  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 2 of TIM module 4 |\n| F1     | GTM_TIM3_IN7_11 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 7 of TIM module 3 |\n| F1     | SENT_SENT24B    | I       | SLOW / PU1 / VEXT / ES | Receive input channel 24            |\n| F1     | P02.13          | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| F1     | GTM_TOUT153     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| F1     | QSPI3_SLSO7     | O2      | SLOW / PU1 / VEXT / ES | Master slave select output          |\n| F1     | QSPI4_SLSO6     | O3      | SLOW / PU1 / VEXT / ES | Master slave select output          |\n| F1     | CAN00_TXD       | O4      | SLOW / PU1 / VEXT / ES | CAN transmit output node 0          |\n| F1     | IOM_MON2_5      | O4      | SLOW / PU1 / VEXT / ES | Monitor input 2                     |\n| F1     | IOM_REF2_5      | O4      | SLOW / PU1 / VEXT / ES | Reference input 2                   |\n| F1     | CAN20_TXD       | O5      | SLOW / PU1 / VEXT / ES | CAN transmit output node 0          |\n| F1     | -               | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| F1     | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| G2     | P02.14          | I       | SLOW / PU1 / VEXT / ES | General-purpose input               |\n| G2     | GTM_TIM5_IN3_3  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 3 of TIM module 5 |\n| G2     | GTM_TIM4_IN3_3  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 3 of TIM module 4 |\n| G2     | GTM_TIM2_IN4_14 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 4 of TIM module 2 |\n| G2     | CAN20_RXDD      | I       | SLOW / PU1 / VEXT / ES | CAN receive input node 0            |\n| G2     | CAN00_RXDH      | I       | SLOW / PU1 / VEXT / ES | CAN receive input node 0            |\n| G2     | P02.14          | O0      | SLOW / PU1 / VEXT / ES | General-purpose output              |\n| G2     | GTM_TOUT154     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                    |\n| G2     | ASCLIN6_ASCLK   | O2      | SLOW / PU1 / VEXT / ES | Shift clock output                  |\n| G2     | -               | O3      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| G2     | -               | O4      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| G2     | -               | O5      | SLOW / PU1 / VEXT / ES | Reserved                            |\n| G2     | -               | O6      | SLOW / PU1 / VEXT / ES | Reserved                            |\n|        | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                            |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "eaeb40c5-46e0-4030-bec7-79aaf15fea40": {"__data__": {"id_": "eaeb40c5-46e0-4030-bec7-79aaf15fea40", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-3 Port 02 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                            |\n|--------|-----------------|---------|------------------------|-------------------------------------|\n| G1     | P02.15          | I       | FAST / PU1 / VEXT / ES | General-purpose input               |\n| G1     | GTM_TIM5_IN1_3  | I       | FAST / PU1 / VEXT / ES | Mux input channel 1 of TIM module 5 |\n| G1     | GTM_TIM4_IN1_3  | I       | FAST / PU1 / VEXT / ES | Mux input channel 1 of TIM module 4 |\n| G1     | GTM_TIM2_IN5_14 | I       | FAST / PU1 / VEXT / ES | Mux input channel 5 of TIM module 2 |\n| G1     | P02.15          | O0      | FAST / PU1 / VEXT / ES | General-purpose output              |\n| G1     | GTM_TOUT152     | O1      | FAST / PU1 / VEXT / ES | GTM muxed output                    |\n| G1     | QSPI3_SLSO6     | O2      | FAST / PU1 / VEXT / ES | Master slave select output          |\n| G1     | QSPI4_SLSO5     | O3      | FAST / PU1 / VEXT / ES | Master slave select output          |\n| G1     | ASCLIN6_ATX     | O4      | FAST / PU1 / VEXT / ES | Transmit output                     |\n| G1     | -               | O5      | FAST / PU1 / VEXT / ES | Reserved                            |\n| G1     | ERAY1_TXENB     | O6      | FAST / PU1 / VEXT / ES | Transmit Enable Channel B           |\n| G1     | -               | O7      | FAST / PU1 / VEXT / ES | Reserved                            |\n\nTable 2-4 Port 10 Functions\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                                       |\n|--------|-----------------|---------|------------------------|------------------------------------------------|\n| F12    | P10.0           | I       | SLOW / PU1 / VEXT / ES | General-purpose input                          |\n| F12    | GTM_TIM4_IN0_12 | I       | SLOW / PU1 / VEXT / ES | Mux input channel 0 of TIM module 4            |\n| F12    | GTM_TIM1_IN4_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 4 of TIM module 1            |\n| F12    | GTM_TIM0_IN4_2  | I       | SLOW / PU1 / VEXT / ES | Mux input channel 4 of TIM module 0            |\n| F12    | GPT120_T6EUDB   | I       | SLOW / PU1 / VEXT / ES | Count direction control input of core timer T6 |\n| F12    | ASCLIN11_ARXA   | I       | SLOW / PU1 / VEXT / ES | Receive input                                  |\n| F12    | GETH_RXERC      | I       | SLOW / PU1 / VEXT / ES | Receive Error MII                              |\n| F12    | GTM_DTMA5_2     | I       | SLOW / PU1 / VEXT / ES | CDTM5_DTM4                                     |\n| F12    | P10.0           | O0      | SLOW / PU1 / VEXT / ES | General-purpose output                         |\n| F12    | GTM_TOUT102     | O1      | SLOW / PU1 / VEXT / ES | GTM muxed output                               |\n| F12    | ASCLIN11_ATX    | O2      | SLOW / PU1 / VEXT / ES | Transmit output                                |\n| F12    | QSPI1_SLSO10    | O3      | SLOW / PU1 / VEXT / ES | Master slave select output                     |\n| F12    | -               | O4      | SLOW / PU1 / VEXT / ES | Reserved                                       |\n| F12    | -               | O5      | SLOW / PU1 / VEXT / ES | Reserved                                       |\n| F12    | ASCLIN22_ATX    | O6      | SLOW / PU1 / VEXT / ES | Transmit output                                |\n| F12    | -               | O7      | SLOW / PU1 / VEXT / ES | Reserved                                       |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "8fe54528-643f-41cf-975f-87fcb758be9f": {"__data__": {"id_": "8fe54528-643f-41cf-975f-87fcb758be9f", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-4 Port 10 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                                                    |\n|--------|-----------------|---------|------------------------|-------------------------------------------------------------|\n| G12    | P10.1           | I       | FAST / PU1 / VEXT / ES | General-purpose input                                       |\n| G12    | GTM_TIM4_IN4_12 | I       | FAST / PU1 / VEXT / ES | Mux input channel 4 of TIM module 4                         |\n| G12    | GTM_TIM1_IN1_3  | I       | FAST / PU1 / VEXT / ES | Mux input channel 1 of TIM module 1                         |\n| G12    | GTM_TIM0_IN1_3  | I       | FAST / PU1 / VEXT / ES | Mux input channel 1 of TIM module 0                         |\n| G12    | GPT120_T5EUDB   | I       | FAST / PU1 / VEXT / ES | Count direction control input of timer T5                   |\n| G12    | QSPI1_MRSTA     | I       | FAST / PU1 / VEXT / ES | Master SPI data input                                       |\n| G12    | GTM_DTMT0_1     | I       | FAST / PU1 / VEXT / ES | CDTM0_DTM0                                                  |\n| G12    | P10.1           | O0      | FAST / PU1 / VEXT / ES | General-purpose output                                      |\n| G12    | GTM_TOUT103     | O1      | FAST / PU1 / VEXT / ES | GTM muxed output                                            |\n| G12    | QSPI1_MTSR      | O2      | FAST / PU1 / VEXT / ES | Master SPI data output                                      |\n| G12    | QSPI1_MRST      | O3      | FAST / PU1 / VEXT / ES | Slave SPI data output                                       |\n| G12    | IOM_MON2_1      | O3      | FAST / PU1 / VEXT / ES | Monitor input 2                                             |\n| G12    | IOM_REF2_1      | O3      | FAST / PU1 / VEXT / ES | Reference input 2                                           |\n| G12    | MSC0_EN1        | O4      | FAST / PU1 / VEXT / ES | Chip Select                                                 |\n| G12    | EVADC_FC1BFLOUT | O5      | FAST / PU1 / VEXT / ES | Boundary flag output, FC channel 1                          |\n| G12    | -               | O6      | FAST / PU1 / VEXT / ES | Reserved                                                    |\n| G12    | -               | O7      | FAST / PU1 / VEXT / ES | Reserved                                                    |\n| F10    | P10.2           | I       | FAST / PU1 / VEXT / ES | General-purpose input                                       |\n| F10    | GTM_TIM4_IN5_12 | I       | FAST / PU1 / VEXT / ES | Mux input channel 5 of TIM module 4                         |\n| F10    | GTM_TIM1_IN2_3  | I       | FAST / PU1 / VEXT / ES | Mux input channel 2 of TIM module 1                         |\n| F10    | GTM_TIM0_IN2_3  | I       | FAST / PU1 / VEXT / ES | Mux input channel 2 of TIM module 0                         |\n| F10    | CAN02_RXDE      | I       | FAST / PU1 / VEXT / ES | CAN receive input node 2                                    |\n| F10    | MSC0_SDI1       | I       | FAST / PU1 / VEXT / ES | Upstream assynchronous input signal                         |\n| F10    | QSPI1_SCLKA     | I       | FAST / PU1 / VEXT / ES | Slave SPI clock inputs                                      |\n| F10    | GPT120_T6INB    | I       | FAST / PU1 / VEXT / ES | Trigger/gate input of core timer T6                         |\n| F10    | SCU_E_REQ2_0    | I       | FAST / PU1 / VEXT / ES | ERU Channel 2 inputs 0 to 5 (0 is the LSB and 5 is the MSB) |\n| F10    | GTM_DTMT2_2     | I       | FAST / PU1 / VEXT / ES | CDTM2_DTM0                                                  |\n| F10    | P10.2           | O0      | FAST / PU1 / VEXT / ES | General-purpose output                                      |\n| F10    | GTM_TOUT104     | O1      | FAST / PU1 / VEXT / ES | GTM muxed output                                            |\n| F10    | IOM_MON2_9      | O1      | FAST / PU1 / VEXT / ES | Monitor input 2                                             |\n| F10    | -               | O2      | FAST / PU1 / VEXT / ES | Reserved                                                    |\n| F10    | QSPI1_SCLK      | O3      | FAST / PU1 / VEXT / ES | Master SPI clock output                                     |\n| F10    | MSC0_EN0        | O4      | FAST / PU1 / VEXT / ES | Chip Select                                                 |\n| F10    | EVADC_FC3BFLOUT | O5      | FAST / PU1 / VEXT / ES | Boundary flag output, FC channel 3                          |\n| F10    | -               | O6      | FAST / PU1 / VEXT / ES | Reserved                                                    |\n|        | -               | O7      | FAST / PU1 / VEXT / ES | Reserved                                                    |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "8b879151-2afe-4012-a192-fa7313ad9a9f": {"__data__": {"id_": "8b879151-2afe-4012-a192-fa7313ad9a9f", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-4 Port 10 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                                                    |\n|--------|-----------------|---------|------------------------|-------------------------------------------------------------|\n| F11    | P10.3           | I       | FAST / PU1 / VEXT / ES | General-purpose input                                       |\n| F11    | GTM_TIM4_IN6_10 | I       | FAST / PU1 / VEXT / ES | Mux input channel 6 of TIM module 4                         |\n| F11    | GTM_TIM1_IN3_3  | I       | FAST / PU1 / VEXT / ES | Mux input channel 3 of TIM module 1                         |\n| F11    | GTM_TIM0_IN3_3  | I       | FAST / PU1 / VEXT / ES | Mux input channel 3 of TIM module 0                         |\n| F11    | QSPI1_MTSRA     | I       | FAST / PU1 / VEXT / ES | Slave SPI data input                                        |\n| F11    | SCU_E_REQ3_0    | I       | FAST / PU1 / VEXT / ES | ERU Channel 3 inputs 0 to 5 (0 is the LSB and 5 is the MSB) |\n| F11    | GPT120_T5INB    | I       | FAST / PU1 / VEXT / ES | Trigger/gate input of timer T5                              |\n| F11    | P10.3           | O0      | FAST / PU1 / VEXT / ES | General-purpose output                                      |\n| F11    | GTM_TOUT105     | O1      | FAST / PU1 / VEXT / ES | GTM muxed output                                            |\n| F11    | IOM_MON2_10     | O1      | FAST / PU1 / VEXT / ES | Monitor input 2                                             |\n| F11    | -               | O2      | FAST / PU1 / VEXT / ES | Reserved                                                    |\n| F11    | QSPI1_MTSR      | O3      | FAST / PU1 / VEXT / ES | Master SPI data output                                      |\n| F11    | MSC0_EN0        | O4      | FAST / PU1 / VEXT / ES | Chip Select                                                 |\n| F11    | -               | O5      | FAST / PU1 / VEXT / ES | Reserved                                                    |\n| F11    | CAN02_TXD       | O6      | FAST / PU1 / VEXT / ES | CAN transmit output node 2                                  |\n| F11    | IOM_MON2_7      | O6      | FAST / PU1 / VEXT / ES | Monitor input 2                                             |\n| F11    | IOM_REF2_7      | O6      | FAST / PU1 / VEXT / ES | Reference input 2                                           |\n| F11    | -               | O7      | FAST / PU1 / VEXT / ES | Reserved                                                    |\n| G11    | P10.4           | I       | FAST / PU1 / VEXT / ES | General-purpose input                                       |\n| G11    | GTM_TIM4_IN7_3  | I       | FAST / PU1 / VEXT / ES | Mux input channel 7 of TIM module 4                         |\n| G11    | GTM_TIM1_IN6_2  | I       | FAST / PU1 / VEXT / ES | Mux input channel 6 of TIM module 1                         |\n| G11    | GTM_TIM0_IN6_2  | I       | FAST / PU1 / VEXT / ES | Mux input channel 6 of TIM module 0                         |\n| G11    | QSPI1_MTSRC     | I       | FAST / PU1 / VEXT / ES | Slave SPI data input                                        |\n| G11    | CCU60_CCPOS0C   | I       | FAST / PU1 / VEXT / ES | Hall capture input 0                                        |\n| G11    | GPT120_T3INB    | I       | FAST / PU1 / VEXT / ES | Trigger/gate input of core timer T3                         |\n| G11    | ASCLIN11_ARXB   | I       | FAST / PU1 / VEXT / ES | Receive input                                               |\n| G11    | ASCLIN22_ARXA   | I       | FAST / PU1 / VEXT / ES | Receive input                                               |\n| G11    | P10.4           | O0      | FAST / PU1 / VEXT / ES | General-purpose output                                      |\n| G11    | GTM_TOUT106     | O1      | FAST / PU1 / VEXT / ES | GTM muxed output                                            |\n| G11    | IOM_MON2_11     | O1      | FAST / PU1 / VEXT / ES | Monitor input 2                                             |\n| G11    | ASCLIN22_ATX    | O2      | FAST / PU1 / VEXT / ES | Transmit output                                             |\n| G11    | QSPI1_SLSO8     | O3      | FAST / PU1 / VEXT / ES | Master slave select output                                  |\n| G11    | QSPI1_MTSR      | O4      | FAST / PU1 / VEXT / ES | Master SPI data output                                      |\n| G11    | MSC0_EN0        | O5      | FAST / PU1 / VEXT / ES | Chip Select                                                 |\n| G11    | -               | O6      | FAST / PU1 / VEXT / ES | Reserved                                                    |\n| G11    | -               | O7      | FAST / PU1 / VEXT / ES | Reserved                                                    |\n\n<!-- image -->\n", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "e99a92cb-2f39-4763-848d-b135a92d6935": {"__data__": {"id_": "e99a92cb-2f39-4763-848d-b135a92d6935", "embedding": null, "metadata": {}, "excluded_embed_metadata_keys": [], "excluded_llm_metadata_keys": [], "relationships": {}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "## Pin Definition and Functions BGA516 Package Variant Pin Configuration\n\nTable 2-4 Port 10 Functions (cont'd)\n\n| Ball   | Symbol          | Ctrl.   | Buffer Type            | Function                                                          |\n|--------|-----------------|---------|------------------------|-------------------------------------------------------------------|\n| G10    | P10.5           | I       | SLOW / PU2 / VEXT / ES | General-purpose input                                             |\n| G10    | GTM_TIM4_IN3_13 | I       | SLOW / PU2 / VEXT / ES | Mux input channel 3 of TIM module 4                               |\n| G10    | GTM_TIM1_IN2_4  | I       | SLOW / PU2 / VEXT / ES | Mux input channel 2 of TIM module 1                               |\n| G10    | GTM_TIM0_IN2_4  | I       | SLOW / PU2 / VEXT / ES | Mux input channel 2 of TIM module 0                               |\n| G10    | PMS_HWCFG4IN    | I       | SLOW / PU2 / VEXT / ES | HWCFG4 pin input                                                  |\n| G10    | CAN20_RXDA      | I       | SLOW / PU2 / VEXT / ES | CAN receive input node 0                                          |\n| G10    | MSC0_INJ1       | I       | SLOW / PU2 / VEXT / ES | Injection signal from port                                        |\n| G10    | ASCLIN22_ARXB   | I       | SLOW / PU2 / VEXT / ES | Receive input                                                     |\n| G10    | P10.5           | O0      | SLOW / PU2 / VEXT / ES | General-purpose output                                            |\n| G10    | GTM_TOUT107     | O1      | SLOW / PU2 / VEXT / ES | GTM muxed output                                                  |\n| G10    | IOM_REF2_9      | O1      | SLOW / PU2 / VEXT / ES | Reference input 2                                                 |\n| G10    | ASCLIN2_ATX     | O2      | SLOW / PU2 / VEXT / ES | Transmit output                                                   |\n| G10    | IOM_MON2_14     | O2      | SLOW / PU2 / VEXT / ES | Monitor input 2                                                   |\n| G10    | IOM_REF2_14     | O2      | SLOW / PU2 / VEXT / ES | Reference input 2                                                 |\n| G10    | QSPI3_SLSO8     | O3      | SLOW / PU2 / VEXT / ES | Master slave select output                                        |\n| G10    | QSPI1_SLSO9     | O4      | SLOW / PU2 / VEXT / ES | Master slave select output                                        |\n| G10    | GPT120_T6OUT    | O5      | SLOW / PU2 / VEXT / ES | External output for overflow/underflow detection of core timer T6 |\n| G10    | ASCLIN2_ASLSO   | O6      | SLOW / PU2 / VEXT / ES | Slave select signal output                                        |\n| G10    | PSI5_TX3        | O7      | SLOW / PU2 / VEXT / ES | TXD outputs (send data)                                           |", "mimetype": "text/plain", "start_char_idx": null, "end_char_idx": null, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}}, "docstore/metadata": {"af6963c5-01aa-4748-b381-d5e6cc9ff72e": {"doc_hash": "3fbf7d6b50359337420fb1daf5e6d8a8806b2fcabdc1a2a39d23af0dd6944e5e"}, "2a17b7ca-05fd-40fe-9acb-96228adb1255": {"doc_hash": "a86bb3366d76b484c1a4073a77f9bf1935a5add5ef76f9ad3c3b5155980ad519"}, "7236568a-05ee-4bdb-9996-5d5c0a3cd7fb": {"doc_hash": "633967b219bce279025caafc27bd1207ff4965e4d67daab19e40b136c45ee92c"}, "44223638-ae08-4db1-bd84-0866de61b10a": {"doc_hash": "d2fdb583ebb182abe0597fa939375693a38980feda08a149f8b458bfd09a3fa3"}, "44b9ebbb-d3fb-459b-8a2d-db5a29b6129e": {"doc_hash": "40980a36155bbab16b8bf9b4a9b552374390ee50d25e7411dd5654fb288d8c7a"}, "0812840f-36a5-4c2b-b824-e99a0dad0936": {"doc_hash": "0888a3bb2c25bc2a19a3c5839cfedaccc845342a9748db8e40e714d56b516af4"}, "11131ddd-2b94-4715-9747-89f21758af06": {"doc_hash": "954281863b299b88ce2d51c88aeb6dd4b29095eda2c3f377486954e6da7628b4"}, "c3b34a56-a499-4857-b46c-5c5239c68834": {"doc_hash": "92d82ccabe67ed6ad516c5c537af5a93907b6daeff31304f1b96843fcd472abf"}, "e76dc66f-cb17-4c6a-aac8-87de44c26f0a": {"doc_hash": "706b725d25c4aaf3ca90aa8996867a7b2ccbcba9a3f7bd901cae4aafa291aa5a"}, "a24a3d7a-c7b6-436f-be50-1b134e302556": {"doc_hash": "0b395ee23c144a9e041abbc2dbf71e4681d09b56e804604d5b5476663ce4391e"}, "9400ab57-9fff-4891-9247-6242c4963775": {"doc_hash": "f99140b0ea975f8deedccfb11ee802dbc8cb5d9d4b140a67ffe73fa2bcc28cfb"}, "ba22e543-3fa3-439e-b71e-4bda8782eddd": {"doc_hash": "0a404b52789096abf9f44da68c6aee512bfba477afdc6e8aff4242ca11fc7048"}, "bee5b447-148f-4f29-abca-ce7046eb335a": {"doc_hash": "b3597ffa49e5eb57b29069cce19b2782b1f0d247d72d08974dfb2cc2cea9cc33"}, "a68b11b2-a7cb-4fff-8c23-fc52e3ddf502": {"doc_hash": "695540e4dc46787a64ea88b04208aad53f0c6a770f88de49d5a913411cc4caae"}, "2d1cc82c-eb76-4b30-9425-be7c3874c8b6": {"doc_hash": "bf7ca27e488df221935f5cd29e28263ac3eae8dd17eae6f6be762649e574199f"}, "95c9e6f2-4a8e-4686-aeac-06e97b9fdb1e": {"doc_hash": "a46db3e9fca9b8c58c7f0a7119fa95a5d35bf935efbb36fe93bbb89b781ccdbf"}, "c5f09f03-7e83-4185-90a1-44d690f37577": {"doc_hash": "5690f9961d036c6cfbd61a109c62b24e53f5881836d0d9e0037f332a2b63426b"}, "d99b6958-8969-4e55-8286-8c0e9341b6e7": {"doc_hash": "805912f91e05465b71e79b7cb929f4d83f677d9adbb5da31939a4fb922d00c94"}, "308ef855-1265-400a-b973-4df0eca4ac2e": {"doc_hash": "bbebf4c3d12e0f35c55a5ffc959967c02629c241931adf449324cfae452e54a2"}, "c299639f-1c79-485e-9700-881dafebc58e": {"doc_hash": "4ce9d62d37e218b672ec3a762b8196def108226e43fda48a6dc2a1ccb89cdd67"}, "76ee4c71-e751-4413-bf9d-186405fdb4e6": {"doc_hash": "0134b1651b209473a22b977c26e285008fb3e060bf5d7b23c40c6699b384f38f"}, "35c9e213-5cef-4a75-88c5-0a90235bd3cd": {"doc_hash": "e1198ecb5b37acc249fd5158d6715104c4eea8a61e9484a0c702ab3d24a11757"}, "dd02745f-1bcf-406c-b5c5-3f4c37117ccb": {"doc_hash": "d478d2a8bfe9a008af536bec0e53996a9ecd13e477ecbfa2db0568815b9a4211"}, "711ac0c9-372d-48cc-b62f-553634f152d6": {"doc_hash": "752171fe0bc2629663b117252d8f0de7aa55944d3ae44dfbcd066597471faa36"}, "ccd2dd1e-6a20-4128-aca8-b64fde4c4d98": {"doc_hash": "1cfab1a353ed2cde1bdf083ac7e292e5056e8e5d876319c2a1679f839ba2f4d4"}, "dd1e6c40-a0c7-4fef-8301-f29e8b229229": {"doc_hash": "59e7e636332900123889667277a1aec4a87c9925e7a5fbc07339290e7c130a71"}, "d31b6e61-845e-4b89-bec8-1cd2613df605": {"doc_hash": "108a944e08073a295f822276bca9bb4a052cc14b1bb73fb425f9e2197a8c3b96"}, "32b692cc-276f-4fac-a487-5b1d8aba4838": {"doc_hash": "ccfca8c5c6ccb1c995687e053d24f5602f629e1f25eea30241a5d672089296ce"}, "0ba0d200-2686-46cd-9ac2-aa2172bdd567": {"doc_hash": "e9afe97f5894975c9e8e3c6f2b51a0ad8151fe0e024478fac6e10475bdbd1005"}, "3b9d8ba4-b63c-4ab9-82df-05a75fa29bf9": {"doc_hash": "5c2eb994b2d2a5b1c9de32ab32a536c950f4a4aef2754515588fc159740674d9"}, "a68856cf-1ef5-4847-869f-ab47bd444f0a": {"doc_hash": "ef0a64b863f3e275955f89ca48eef752d6769785377551440b743de3aa65e12c"}, "9e2b21fe-547c-4d72-b596-20e68834620a": {"doc_hash": "992b074874575c676b251cbe2f21267eccd2c7ac53e6ab500e617b7b671bbd16"}, "702336d9-5972-4e9f-ab89-f694b5b01fbf": {"doc_hash": "4cedbc6ccc65e1aaf95111da06f3adab70edb659b0b195854b9a2a3cf7c78116"}, "96e59bf9-021f-4713-80bd-54f3af6a6bc8": {"doc_hash": "a371c9106638d61ea549ec115ac47efba1dd9c190520c7411f21aefa1de15b21"}, "9c817e70-f076-4046-91bb-f1c9441c46ef": {"doc_hash": "787c31a8091b348319d31b6f883c87ecdd1eb7e65a06a9b7993974f5c898db50"}, "2481d7f3-73bc-4b95-8147-07f3c4d8a54d": {"doc_hash": "7fce8a153837323701f64b202638ff3a1309d66129799802941dac02d396fedc"}, "c76cfd9f-e866-4211-8535-5a35ed7cac46": {"doc_hash": "53b924ae929b40bd31ecfc0aed9d7ae612f2981578af08ae2e6b0bfb39a48ab5"}, "b1687916-8b13-4c15-865f-f5d365f790a0": {"doc_hash": "30dd04288a0b45e02cbe01b45c038b679a6cbceed8b52fd48aad054954baa244"}, "4c09f601-576a-403f-a435-d31d1159702c": {"doc_hash": "c0f0fd58be5fd8ac843fc01c89d413d5d8feea979550939d0d9e5214f3587607"}, "43d90dce-2922-49a2-b0f8-50ae493117cd": {"doc_hash": "2edbd28d85516dd153a144a0cb9b9c86c9251a5ef21800c76f7035df4c65c890"}, "052f0f42-94cc-477a-806c-042dae29d804": {"doc_hash": "2472e39568fdd3e993ee299c225a25397daa0141cb75c1b7e19c595ccbd02ae0"}, "8332a009-e53a-4640-8a6f-780d1c251bdc": {"doc_hash": "bca5a0eb6ab3f6c35d8b0804a5be7c9e997e291dc414ef43e0850adbb993ca39"}, "caee833e-18a0-4d24-aed7-7c23a36f9f4b": {"doc_hash": "1811adf2b8a09e8737ea0a38384611a70336953549fa79adda32cdc8671f6714"}, "a3efc625-ec83-4e0f-acc6-ed998f6c95c2": {"doc_hash": "791c8a675921d3c2fe67d92d257d514a40be08c9d85dc7d1668a13deae8aff49"}, "c890e39d-cf79-4bb2-a72f-fba1cb9bb28a": {"doc_hash": "6e58df9be8593cb22abe315b920fa4fc59a0fefa1da2c7f8a31c2e1837bf7f84"}, "419fe0b5-4658-417c-8692-24b12e6f7be5": {"doc_hash": "0759fb73aa577a183f63191bba1f06fac0915cb0ca1278fd58e89beda7d8e174"}, "57121abf-f4f9-49e2-ab95-4870df5764ed": {"doc_hash": "dc91435a42b7d08200acae2e662ce4332abbabe1e408923f6929aee7a7694f75"}, "95ce4719-7dc0-4137-abed-b114551b1bc0": {"doc_hash": "4b7fecb2653221c4a084355a401b58471ef6199d6e8178d30b62f7e66a5c2e03"}, "cc53ced0-2ad5-4f1a-845c-6c1a0b7fe6de": {"doc_hash": "7c67fcaa02c0f8cedb6876b171a5a6e10ecb8baaa81593ffcf36bd3d8609a944"}, "0d5117c4-585a-4e39-a4c1-e3a2bff8ac13": {"doc_hash": "328afb6d97bfe4bce2ea0c225a55d66cdcbd4cfe3840e52999cc14ee2faa41a2"}, "e418654c-7cf8-4993-828c-2c1675f6cdf4": {"doc_hash": "c38be5bae61d44f300bf88a6174d3984bba5d02eed1204869e287a4c40ba624e"}, "eaeb40c5-46e0-4030-bec7-79aaf15fea40": {"doc_hash": "1e3c57dabc56e44636baeebb6bca0e2ae202364a71107fee779bc786ac67e966"}, "8fe54528-643f-41cf-975f-87fcb758be9f": {"doc_hash": "6c036a3eb56bca6c0e21440547df1fae2a98cbfa4a292771ed268b7e130067ea"}, "8b879151-2afe-4012-a192-fa7313ad9a9f": {"doc_hash": "4db818d6a0f796f25b83770f401e913615284bbacb8ea48ca78008cb9c9e94fa"}, "e99a92cb-2f39-4763-848d-b135a92d6935": {"doc_hash": "86e3ded04bdc503e5b5405269d669dbdf06adda006847abcfaadccf1f92897b8"}}}