{"Source Block": ["hdl/library/common/ad_dds_sine.v@190:203@HdlStmProcess", "    s7_ddata <= s7_ddata_s;\n  end\n\n  // output registers\n\n  always @(posedge clk) begin\n    sine <= s7_data[30:15];\n    ddata_out <= s7_ddata;\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[196, "    sine <= s7_data[30:15];\n"], [197, "    ddata_out <= s7_ddata;\n"]], "Add": [[197, "    sine_int <= s7_data[30:15];\n"], [197, "    ddata_out_int <= s7_ddata;\n"]]}}