
---------- Begin Simulation Statistics ----------
final_tick                                  614243000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202410                       # Simulator instruction rate (inst/s)
host_mem_usage                                 859668                       # Number of bytes of host memory used
host_op_rate                                   225428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.94                       # Real time elapsed on the host
host_tick_rate                              124324450                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1113757                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000614                       # Number of seconds simulated
sim_ticks                                   614243000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.587312                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   95618                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                97982                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4811                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            150649                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3410                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3598                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              188                       # Number of indirect misses.
system.cpu.branchPred.lookups                  202614                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18567                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    352380                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   351758                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4285                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     187499                       # Number of branches committed
system.cpu.commit.bw_lim_events                 42535                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1151                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           37871                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000848                       # Number of instructions committed
system.cpu.commit.committedOps                1114605                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1096046                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.016933                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.919540                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       700782     63.94%     63.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       151025     13.78%     77.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        94639      8.63%     86.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        50121      4.57%     90.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        22001      2.01%     92.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        20584      1.88%     94.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         7778      0.71%     95.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6581      0.60%     96.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        42535      3.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1096046                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                18322                       # Number of function calls committed.
system.cpu.commit.int_insts                    994638                       # Number of committed integer instructions.
system.cpu.commit.loads                        162174                       # Number of loads committed
system.cpu.commit.membars                        1143                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1144      0.10%      0.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           756750     67.89%     68.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           22606      2.03%     70.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           1136      0.10%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            568      0.05%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            568      0.05%     70.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2272      0.20%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            2300      0.21%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            4573      0.41%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            4576      0.41%     71.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3433      0.31%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          162174     14.55%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         152502     13.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1114605                       # Class of committed instruction
system.cpu.commit.refs                         314676                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     33724                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1113757                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.228487                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.228487                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 49427                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   531                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                94954                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1176978                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   813363                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    232704                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4308                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   819                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  3630                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      202614                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    168378                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        249297                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2758                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1068019                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    9668                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.164930                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             849221                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             117595                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.869378                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1103432                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.079911                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.377785                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   862717     78.18%     78.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    38203      3.46%     81.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    15953      1.45%     83.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    19109      1.73%     84.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    44820      4.06%     88.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    12464      1.13%     90.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    26738      2.42%     92.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5280      0.48%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    78148      7.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1103432                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          125055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4352                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   189748                       # Number of branches executed
system.cpu.iew.exec_nop                           868                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.926886                       # Inst execution rate
system.cpu.iew.exec_refs                       325451                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     152946                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3536                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                168222                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1159                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4730                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               156260                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1152485                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                172505                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3727                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1138668                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   153                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4308                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   161                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            57                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4020                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         6259                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6047                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3758                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3562                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            790                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1024142                       # num instructions consuming a value
system.cpu.iew.wb_count                       1130419                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566374                       # average fanout of values written-back
system.cpu.iew.wb_producers                    580047                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.920172                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1130756                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1379798                       # number of integer regfile reads
system.cpu.int_regfile_writes                  812939                       # number of integer regfile writes
system.cpu.ipc                               0.814009                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.814009                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1145      0.10%      0.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                772811     67.65%     67.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                22606      1.98%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                1136      0.10%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 568      0.05%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 568      0.05%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2273      0.20%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2306      0.20%     70.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4577      0.40%     70.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 4580      0.40%     71.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3436      0.30%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               172735     15.12%     86.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              153654     13.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1142398                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       14667                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012839                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     791      5.39%      5.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   5077     34.62%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     40.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1841     12.55%     52.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6955     47.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1120989                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3333101                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1096663                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1155451                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1150458                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1142398                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1159                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           37852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                86                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        36334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1103432                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.035313                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.665653                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              674925     61.17%     61.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              137036     12.42%     73.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               95046      8.61%     82.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               82415      7.47%     89.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               55155      5.00%     94.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               24532      2.22%     96.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               20139      1.83%     98.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9561      0.87%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4623      0.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1103432                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.929923                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  34931                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              69877                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        33756                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             34030                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              6265                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6241                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               168222                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              156260                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  813657                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   7413                       # number of misc regfile writes
system.cpu.numCycles                          1228487                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3731                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1169126                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    570                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   817187                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1906731                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1166877                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1233996                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    232497                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2129                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4308                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  8431                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    64842                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1412298                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          37278                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               4064                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     36801                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1159                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            39680                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2205831                       # The number of ROB reads
system.cpu.rob.rob_writes                     2312360                       # The number of ROB writes
system.cpu.timesIdled                           22644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    39509                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   22307                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           805                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        31224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        62873                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                614                       # Transaction distribution
system.membus.trans_dist::ReadExReq               184                       # Transaction distribution
system.membus.trans_dist::ReadExResp              184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           614                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        51072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   51072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               805                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     805    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 805                       # Request fanout histogram
system.membus.reqLayer0.occupancy              999500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4246750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    614243000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             31458                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        31224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              184                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             184                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         31352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        93928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 94522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4004864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        18560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4023424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31649                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000032                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005621                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31648    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31649                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           62660500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            438500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          47028000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    614243000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                30844                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30844                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               30844                       # number of overall hits
system.l2.overall_hits::total                   30844                       # number of overall hits
system.l2.demand_misses::.cpu.inst                508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                290                       # number of demand (read+write) misses
system.l2.demand_misses::total                    798                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               508                       # number of overall misses
system.l2.overall_misses::.cpu.data               290                       # number of overall misses
system.l2.overall_misses::total                   798                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40226000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     24749000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         64975000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40226000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     24749000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        64975000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            31352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              290                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31642                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           31352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             290                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31642                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.016203                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025220                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.016203                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025220                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79185.039370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85341.379310                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81422.305764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79185.039370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85341.379310                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81422.305764                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               798                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              798                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35146000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     21849000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     56995000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35146000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     21849000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     56995000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.016203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025220                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.016203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025220                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69185.039370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75341.379310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71422.305764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69185.039370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75341.379310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71422.305764                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks        31223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            31223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        31223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        31223                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 184                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     15640000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15640000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data        85000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        85000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     13800000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13800000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        75000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        75000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          30844                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              30844                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40226000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40226000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        31352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          31352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.016203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79185.039370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79185.039370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35146000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35146000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.016203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.016203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69185.039370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69185.039370                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9109000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9109000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85933.962264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85933.962264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8049000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8049000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75933.962264                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75933.962264                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    614243000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   737.772302                       # Cycle average of tags in use
system.l2.tags.total_refs                       62865                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       798                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     78.778195                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       493.445881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       244.326421                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.015059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.007456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.022515                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          785                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.024353                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    503774                       # Number of tag accesses
system.l2.tags.data_accesses                   503774                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    614243000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              51072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 798                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          52930192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          30216055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              83146247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     52930192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52930192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         52930192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         30216055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             83146247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000568000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1715                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         798                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       798                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9146250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                24108750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11461.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30211.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      560                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   798                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.223629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.515742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.977949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          127     53.59%     53.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           46     19.41%     73.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22      9.28%     82.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      5.06%     87.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.95%     90.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.53%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.42%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      6.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          237                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  51072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   51072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        83.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     83.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     607613500                       # Total gap between requests
system.mem_ctrls.avgGap                     761420.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 52930192.122661553323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 30216054.558212302625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          290                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14231000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9877750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28013.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34061.21                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    70.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1149540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               607200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3155880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        163579170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         98118720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          314552430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        512.097704                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    253328750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     20280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    340634250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               549780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               292215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2541840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         33079950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        208012800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          292418505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        476.063227                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    540499500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     20280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     53463500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    614243000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       136041                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           136041                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       136041                       # number of overall hits
system.cpu.icache.overall_hits::total          136041                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        32337                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          32337                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        32337                       # number of overall misses
system.cpu.icache.overall_misses::total         32337                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    468854998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    468854998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    468854998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    468854998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       168378                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       168378                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       168378                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       168378                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.192050                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.192050                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.192050                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.192050                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14499.025822                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14499.025822                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14499.025822                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14499.025822                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          598                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.444444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        31224                       # number of writebacks
system.cpu.icache.writebacks::total             31224                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          985                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          985                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          985                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          985                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        31352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        31352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31352                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    422199498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    422199498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    422199498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    422199498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.186200                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.186200                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.186200                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.186200                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13466.429510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13466.429510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13466.429510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13466.429510                       # average overall mshr miss latency
system.cpu.icache.replacements                  31224                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       136041                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          136041                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        32337                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         32337                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    468854998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    468854998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       168378                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       168378                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.192050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.192050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14499.025822                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14499.025822                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          985                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          985                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        31352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    422199498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    422199498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.186200                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.186200                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13466.429510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13466.429510                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    614243000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           126.834245                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              167393                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.339149                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.834245                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990893                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990893                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            368108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           368108                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    614243000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    614243000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    614243000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    614243000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    614243000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       310084                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           310084                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       311229                       # number of overall hits
system.cpu.dcache.overall_hits::total          311229                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1085                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1085                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1087                       # number of overall misses
system.cpu.dcache.overall_misses::total          1087                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     82070961                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     82070961                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     82070961                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     82070961                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       311169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       311169                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       312316                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       312316                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003487                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003487                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003480                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003480                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75641.438710                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75641.438710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75502.264029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75502.264029                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2258                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.633333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          791                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          791                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          294                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          294                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          296                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     25162494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25162494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     25321994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25321994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000945                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000945                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000948                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000948                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85586.714286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85586.714286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85547.277027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85547.277027                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       159580                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          159580                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18286000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18286000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79851.528384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79851.528384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000645                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000645                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87650.485437                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87650.485437                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       150504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         150504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          849                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          849                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     63562463                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     63562463                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       151353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       151353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005609                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005609                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74867.447585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74867.447585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          665                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          665                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15918996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15918996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86516.282609                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86516.282609                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1145                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1145                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1147                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1147                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001744                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001744                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       159500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       159500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001744                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001744                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        79750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        79750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1141                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000875                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000875                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1143                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1143                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1143                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1143                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    614243000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.181587                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              313810                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               297                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1056.599327                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.181587                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.245295                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.245295                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          297                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.290039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            629501                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           629501                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    614243000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    614243000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
