#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 27 09:24:51 2023
# Process ID: 25648
# Current directory: C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14992 C:\Users\sunil\desktop\NUS\EE2026\MouseAudioDisplay\MouseAudioDisplay.xpr
# Log file: C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/vivado.log
# Journal file: C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Christopher/Desktop/SoundDisplay/.Xil/Vivado-16512-CMS-SGD-13900K/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/clockDivider.v w ]
add_files C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/clockDivider.v
update_compile_order -fileset sources_1
close [ open C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/clk_divider.v w ]
add_files C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/clk_divider.v
update_compile_order -fileset sources_1
file mkdir C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sim_1/new/clk_div_sim.v w ]
add_files -fileset sim_1 C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sim_1/new/clk_div_sim.v
update_compile_order -fileset sim_1
set_property top clk_div_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_div_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clk_div_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sim_1/new/clk_div_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fad9f2eea5774d6091130b4bf65ba538 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_div_sim_behav xil_defaultlib.clk_div_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.clk_div_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_div_sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim/xsim.dir/clk_div_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 27 09:39:53 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 856.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_div_sim_behav -key {Behavioral:sim_1:Functional:clk_div_sim} -tclbatch {clk_div_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source clk_div_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_div_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 874.016 ; gain = 17.277
restart
INFO: [Simtcl 6-17] Simulation restarted
run .1 s
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 881.590 ; gain = 2.664
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 881.590 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_div_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clk_div_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sim_1/new/clk_div_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fad9f2eea5774d6091130b4bf65ba538 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_div_sim_behav xil_defaultlib.clk_div_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.clk_div_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_div_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_div_sim_behav -key {Behavioral:sim_1:Functional:clk_div_sim} -tclbatch {clk_div_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source clk_div_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_div_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run .1 s
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 881.590 ; gain = 0.000
open_project C:/Users/sunil/Downloads/lab_3/lab_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
current_project MouseAudioDisplay
current_wave_config {Untitled 2}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2'.
add_wave {{/clk_div_sim/sim_div/count0}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 2}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2'.
add_wave {{/clk_div_sim/sim_div/count0}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 2}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2'.
add_wave {{/clk_div_sim/sim_div/count0}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
run all
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 947.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_div_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clk_div_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sim_1/new/clk_div_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fad9f2eea5774d6091130b4bf65ba538 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_div_sim_behav xil_defaultlib.clk_div_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.clk_div_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_div_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_div_sim_behav -key {Behavioral:sim_1:Functional:clk_div_sim} -tclbatch {clk_div_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source clk_div_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_div_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run .1 s
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 947.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_div_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clk_div_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sim_1/new/clk_div_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fad9f2eea5774d6091130b4bf65ba538 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_div_sim_behav xil_defaultlib.clk_div_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.clk_div_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_div_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_div_sim_behav -key {Behavioral:sim_1:Functional:clk_div_sim} -tclbatch {clk_div_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source clk_div_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_div_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run .1 s
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 947.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_div_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clk_div_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sim_1/new/clk_div_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fad9f2eea5774d6091130b4bf65ba538 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_div_sim_behav xil_defaultlib.clk_div_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.clk_div_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_div_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_div_sim_behav -key {Behavioral:sim_1:Functional:clk_div_sim} -tclbatch {clk_div_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source clk_div_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_div_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run .1 s
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 947.059 ; gain = 0.000
current_project lab_3
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_div_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clk_div_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sim_1/new/clk_div_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fad9f2eea5774d6091130b4bf65ba538 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_div_sim_behav xil_defaultlib.clk_div_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port m [C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sim_1/new/clk_div_sim.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.clk_div_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_div_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_div_sim_behav -key {Behavioral:sim_1:Functional:clk_div_sim} -tclbatch {clk_div_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source clk_div_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_div_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 947.059 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_div_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clk_div_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sim_1/new/clk_div_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fad9f2eea5774d6091130b4bf65ba538 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_div_sim_behav xil_defaultlib.clk_div_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port m [C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.srcs/sim_1/new/clk_div_sim.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.clk_div_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_div_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_div_sim_behav -key {Behavioral:sim_1:Functional:clk_div_sim} -tclbatch {clk_div_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source clk_div_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_div_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 27 11:34:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.runs/synth_1/runme.log
[Mon Feb 27 11:34:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.runs/impl_1/runme.log
open_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 27 11:40:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.runs/synth_1/runme.log
[Mon Feb 27 11:40:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 27 11:47:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.runs/synth_1/runme.log
[Mon Feb 27 11:47:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 27 13:25:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.runs/synth_1/runme.log
[Mon Feb 27 13:25:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/sunil/desktop/NUS/EE2026/MouseAudioDisplay/MouseAudioDisplay.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 28 10:15:02 2023...
