// Seed: 142089238
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    input  wor   id_2
);
  wire id_4, id_5, id_6, id_7;
  assign module_2.id_1 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd60
) (
    input tri1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri _id_3,
    output tri1 id_4
);
  wire [-1 'b0 : id_3] id_6;
  and primCall (id_2, id_0, id_1);
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0
  );
endmodule
module module_2 #(
    parameter id_18 = 32'd91,
    parameter id_8  = 32'd47
) (
    input wire id_0[id_18 : -1],
    input wor id_1,
    output tri0 id_2[id_8 : -1],
    input supply0 id_3,
    output tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wire id_7
    , id_27,
    input wand _id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri id_11,
    input supply1 id_12,
    input tri id_13,
    input wor id_14,
    input supply1 id_15,
    output tri1 id_16,
    input tri1 id_17,
    output supply1 _id_18,
    input supply0 id_19,
    output wand id_20,
    input tri1 id_21,
    input supply1 id_22,
    input wand id_23,
    input uwire id_24,
    output supply0 id_25
);
  logic [-1 : 1] id_28;
  ;
  module_0 modCall_1 (
      id_20,
      id_5,
      id_3
  );
  assign id_10 = id_23;
endmodule
