============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 12 2025  09:09:50 am
  Module:                 lp_riscv_top
  Operating conditions:   ss_typical_max_0p90v_125c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: MET (1815 ps) Setup Check with Pin lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]/clk->sena
          Group: in2reg
     Startpoint: (F) PAD_FETCH_EN
          Clock: (R) CLK
       Endpoint: (R) lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    6300            0     
        Drv Adjust:+       0           88     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6300           88     
                                              
             Setup:-     144                  
       Uncertainty:-     125                  
     Required Time:=    6031                  
      Launch Clock:-      88                  
       Input Delay:-    1575                  
         Data Path:-    2553                  
             Slack:=    1815                  

Exceptions/Constraints:
  input_delay             1575            lp_riscv_top.sdc_line_14_15_1 

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                         Timing Point                                          Flags     Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                                                                              (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  PAD_FETCH_EN                                                                                  -       -        F     (arrival)            1   532     0    1663 
  i_ioring/i_FETCH_EN/PAD                                                                       -       -        F     PDDW1216SCDG         1     -     0    1663 
  i_ioring/i_FETCH_EN/C                                                                         (u,P)   PAD->C   F     PDDW1216SCDG        12    56   865    2528 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/g11/z                                           (u)     in_0->z  R     unmapped_not         1     0    31    2559 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/g87/z                                           (u)     in_1->z  R     unmapped_and2        1     0    47    2606 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/g88/z                                           (u)     in_1->z  R     unmapped_or2         6     0    87    2694 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_318_28/g1/z                       (u)     sel0->z  F     unmapped_bmux3       1     0    94    2787 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_268_27/g1/z                       (u)     data1->z F     unmapped_bmux3       1     0    94    2881 
  lp_riscv/i_riscv_core/id_stage_i/controller_i/mux_halt_if_o_188_81/g1/z                       (u)     data0->z F     unmapped_mux6        1     0   105    2986 
  lp_riscv/i_riscv_core/if_stage_i/g16/z                                                        (u)     in_0->z  R     unmapped_not         1     0    31    3017 
  lp_riscv/i_riscv_core/if_stage_i/g17/z                                                        (u)     in_0->z  R     unmapped_and2       72     0   165    3182 
  lp_riscv/i_riscv_core/if_stage_i/g1/z                                                         (u)     in_1->z  R     unmapped_and2        2     0    59    3242 
  lp_riscv/i_riscv_core/if_stage_i/mux_fetch_ready_254_21/g1/z                                  (u)     sel0->z  R     unmapped_bmux3       1     0    94    3335 
  lp_riscv/i_riscv_core/if_stage_i/mux_fetch_ready_251_13/g1/z                                  (u)     data1->z R     unmapped_bmux3       1     0    94    3429 
  lp_riscv/i_riscv_core/if_stage_i/mux_fetch_ready_239_18/g1/z                                  (u)     data0->z R     unmapped_bmux3       4     0   120    3550 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_396_15/g1/z     (u)     sel0->z  F     unmapped_bmux3       1     0    94    3643 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_390_28/g1/z     (u)     data0->z F     unmapped_bmux3       1     0    94    3737 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_361_18/g1/z     (u)     data2->z F     unmapped_mux8        1     0   126    3863 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/mux_fifo_clear_411_9/g1/z      (u)     data0->z F     unmapped_bmux3       7     0   166    4029 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/g24/z                   (u)     in_0->z  R     unmapped_not       192     0   186    4216 
  lp_riscv/i_riscv_core/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]/sena -       -        R     unmapped_d_flop    192     -     0    4216 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

