# MIPS single cycle CPU implemented on FPGA
An implementation of MIPS CPU on FPGA and an experiment that runs bubble sort algorithm.
