

================================================================
== Vitis HLS Report for 'ProcessingElement_Pipeline_InitializeABuffer_Inner'
================================================================
* Date:           Mon Nov 11 16:40:23 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.164 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- InitializeABuffer_Inner  |       16|       16|         2|          1|          1|    16|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1" [../kernel/Compute.cpp:31]   --->   Operation 5 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_31, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln31 = store i5 0, i5 %n2" [../kernel/Compute.cpp:31]   --->   Operation 7 'store' 'store_ln31' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body" [../kernel/Compute.cpp:31]   --->   Operation 8 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n2_1 = load i5 %n2" [../kernel/Compute.cpp:31]   --->   Operation 9 'load' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.70ns)   --->   "%icmp_ln31 = icmp_eq  i5 %n2_1, i5 16" [../kernel/Compute.cpp:31]   --->   Operation 10 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%add_ln31 = add i5 %n2_1, i5 1" [../kernel/Compute.cpp:31]   --->   Operation 11 'add' 'add_ln31' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.body.split, void %OuterTile_N.exitStub" [../kernel/Compute.cpp:31]   --->   Operation 12 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln31 = store i5 %add_ln31, i5 %n2" [../kernel/Compute.cpp:31]   --->   Operation 13 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %n2_1" [../kernel/Compute.cpp:31]   --->   Operation 14 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Compute.cpp:31]   --->   Operation 15 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [../kernel/Compute.cpp:31]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../kernel/Compute.cpp:31]   --->   Operation 17 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.46ns)   --->   "%aPipes_31_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aPipes_31" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:49]   --->   Operation 18 'read' 'aPipes_31_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%aBuffer_addr = getelementptr i32 %aBuffer, i64 0, i64 %zext_ln31" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:144->../kernel/Compute.cpp:49]   --->   Operation 19 'getelementptr' 'aBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.69ns)   --->   "%store_ln144 = store i32 %aPipes_31_read, i5 %aBuffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:144->../kernel/Compute.cpp:49]   --->   Operation 20 'store' 'store_ln144' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body" [../kernel/Compute.cpp:31]   --->   Operation 21 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.481ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln31', ../kernel/Compute.cpp:31) of constant 0 on local variable 'n2', ../kernel/Compute.cpp:31 [5]  (0.387 ns)
	'load' operation 5 bit ('n2', ../kernel/Compute.cpp:31) on local variable 'n2', ../kernel/Compute.cpp:31 [8]  (0.000 ns)
	'add' operation 5 bit ('add_ln31', ../kernel/Compute.cpp:31) [10]  (0.707 ns)
	'store' operation 0 bit ('store_ln31', ../kernel/Compute.cpp:31) of variable 'add_ln31', ../kernel/Compute.cpp:31 on local variable 'n2', ../kernel/Compute.cpp:31 [20]  (0.387 ns)

 <State 2>: 2.164ns
The critical path consists of the following:
	fifo read operation ('aPipes_31_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:49) on port 'aPipes_31' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:49) [17]  (1.465 ns)
	'store' operation 0 bit ('store_ln144', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:144->../kernel/Compute.cpp:49) of variable 'aPipes_31_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:49 on array 'aBuffer' [19]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
