set FPGA_SIZE "160"
set base_dir "d:/Telops/FIR-00251-Output"

source $base_dir/scripts/Build_output_project.tcl
