Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon May 25 00:19:18 2020
| Host         : DESKTOP-VOJKLN0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file arty_scr1_top_timing_summary_postroute_physopted.rpt -pb arty_scr1_top_timing_summary_postroute_physopted.pb -rpx arty_scr1_top_timing_summary_postroute_physopted.rpx
| Design       : arty_scr1_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0                21257        0.025        0.000                      0                21209        2.633        0.000                       0                  8556  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
JTAG_TCK                                                                                    {0.000 50.000}     100.000         10.000          
JTAG_TCK_VIRT                                                                               {0.000 50.000}     100.000         10.000          
OSC_100                                                                                     {0.000 5.000}      10.000          100.000         
  SYS_CLK                                                                                   {0.000 12.500}     25.000          40.000          
  clkfbout_sys_pll_clk_wiz_0_0                                                              {0.000 25.000}     50.000          20.000          
SYS_CLK_VIRT                                                                                {0.000 12.500}     25.000          40.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
JTAG_TCK                                                                                         45.939        0.000                      0                  176        0.140        0.000                      0                  176       49.500        0.000                       0                   103  
OSC_100                                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  SYS_CLK                                                                                         0.007        0.000                      0                17839        0.025        0.000                      0                17791       11.250        0.000                       0                  7968  
  clkfbout_sys_pll_clk_wiz_0_0                                                                                                                                                                                                                2.633        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.096        0.000                      0                  926        0.049        0.000                      0                  926       15.250        0.000                       0                   481  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_TCK_VIRT  JTAG_TCK            92.604        0.000                      0                   24        4.800        0.000                      0                   24  
JTAG_TCK       JTAG_TCK_VIRT       29.415        0.000                      0                    1       60.813        0.000                      0                    1  
SYS_CLK_VIRT   SYS_CLK             13.262        0.000                      0                    1        5.249        0.000                      0                    1  
SYS_CLK        SYS_CLK_VIRT         9.704        0.000                      0                   17        4.067        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           JTAG_TCK_VIRT                                                                               JTAG_TCK                                                                                         41.718        0.000                      0                  102        6.141        0.000                      0                  102  
**async_default**                                                                           SYS_CLK                                                                                     SYS_CLK                                                                                          15.152        0.000                      0                 2094        0.206        0.000                      0                 2094  
**async_default**                                                                           SYS_CLK_VIRT                                                                                SYS_CLK                                                                                          15.556        0.000                      0                    2        4.207        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.897        0.000                      0                  100        0.339        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       45.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.939ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.069ns  (logic 0.772ns (18.972%)  route 3.297ns (81.029%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 105.059 - 100.000 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 55.571 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736    55.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y140        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDPE (Prop_fdpe_C_Q)         0.524    56.095 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=10, routed)          1.830    57.924    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X50Y144        LUT6 (Prop_lut6_I2_O)        0.124    58.048 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4/O
                         net (fo=32, routed)          1.468    59.516    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4_n_0
    SLICE_X50Y146        LUT3 (Prop_lut3_I0_O)        0.124    59.640 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000    59.640    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[19]
    SLICE_X50Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612   105.059    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X50Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[19]/C
                         clock pessimism              0.475   105.534    
                         clock uncertainty           -0.035   105.498    
    SLICE_X50Y146        FDCE (Setup_fdce_C_D)        0.081   105.579    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        105.579    
                         arrival time                         -59.640    
  -------------------------------------------------------------------
                         slack                                 45.939    

Slack (MET) :             45.960ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.762ns  (logic 0.772ns (20.522%)  route 2.990ns (79.478%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 105.059 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDCE (Prop_fdce_C_Q)         0.524    56.096 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/Q
                         net (fo=10, routed)          1.108    57.204    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[4]
    SLICE_X54Y139        LUT5 (Prop_lut5_I2_O)        0.124    57.328 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.161    57.489    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X54Y139        LUT4 (Prop_lut4_I2_O)        0.124    57.613 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.721    59.334    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612   105.059    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/C
                         clock pessimism              0.475   105.534    
                         clock uncertainty           -0.035   105.498    
    SLICE_X49Y146        FDCE (Setup_fdce_C_CE)      -0.205   105.293    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        105.293    
                         arrival time                         -59.334    
  -------------------------------------------------------------------
                         slack                                 45.960    

Slack (MET) :             45.960ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.762ns  (logic 0.772ns (20.522%)  route 2.990ns (79.478%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 105.059 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDCE (Prop_fdce_C_Q)         0.524    56.096 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/Q
                         net (fo=10, routed)          1.108    57.204    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[4]
    SLICE_X54Y139        LUT5 (Prop_lut5_I2_O)        0.124    57.328 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.161    57.489    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X54Y139        LUT4 (Prop_lut4_I2_O)        0.124    57.613 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.721    59.334    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612   105.059    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/C
                         clock pessimism              0.475   105.534    
                         clock uncertainty           -0.035   105.498    
    SLICE_X49Y146        FDCE (Setup_fdce_C_CE)      -0.205   105.293    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        105.293    
                         arrival time                         -59.334    
  -------------------------------------------------------------------
                         slack                                 45.960    

Slack (MET) :             45.960ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.762ns  (logic 0.772ns (20.522%)  route 2.990ns (79.478%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 105.059 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDCE (Prop_fdce_C_Q)         0.524    56.096 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/Q
                         net (fo=10, routed)          1.108    57.204    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[4]
    SLICE_X54Y139        LUT5 (Prop_lut5_I2_O)        0.124    57.328 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.161    57.489    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X54Y139        LUT4 (Prop_lut4_I2_O)        0.124    57.613 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.721    59.334    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612   105.059    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[8]/C
                         clock pessimism              0.475   105.534    
                         clock uncertainty           -0.035   105.498    
    SLICE_X49Y146        FDCE (Setup_fdce_C_CE)      -0.205   105.293    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        105.293    
                         arrival time                         -59.334    
  -------------------------------------------------------------------
                         slack                                 45.960    

Slack (MET) :             45.960ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.762ns  (logic 0.772ns (20.522%)  route 2.990ns (79.478%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 105.059 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDCE (Prop_fdce_C_Q)         0.524    56.096 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/Q
                         net (fo=10, routed)          1.108    57.204    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[4]
    SLICE_X54Y139        LUT5 (Prop_lut5_I2_O)        0.124    57.328 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.161    57.489    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X54Y139        LUT4 (Prop_lut4_I2_O)        0.124    57.613 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.721    59.334    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612   105.059    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]/C
                         clock pessimism              0.475   105.534    
                         clock uncertainty           -0.035   105.498    
    SLICE_X49Y146        FDCE (Setup_fdce_C_CE)      -0.205   105.293    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        105.293    
                         arrival time                         -59.334    
  -------------------------------------------------------------------
                         slack                                 45.960    

Slack (MET) :             46.041ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.916ns  (logic 0.772ns (19.716%)  route 3.144ns (80.284%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 105.059 - 100.000 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 55.571 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736    55.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y140        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDPE (Prop_fdpe_C_Q)         0.524    56.095 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=10, routed)          1.830    57.924    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X50Y144        LUT6 (Prop_lut6_I2_O)        0.124    58.048 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4/O
                         net (fo=32, routed)          1.314    59.362    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4_n_0
    SLICE_X49Y146        LUT3 (Prop_lut3_I0_O)        0.124    59.486 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    59.486    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[10]
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612   105.059    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/C
                         clock pessimism              0.475   105.534    
                         clock uncertainty           -0.035   105.498    
    SLICE_X49Y146        FDCE (Setup_fdce_C_D)        0.029   105.527    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        105.527    
                         arrival time                         -59.486    
  -------------------------------------------------------------------
                         slack                                 46.041    

Slack (MET) :             46.042ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.918ns  (logic 0.772ns (19.706%)  route 3.146ns (80.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 105.059 - 100.000 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 55.571 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736    55.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y140        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDPE (Prop_fdpe_C_Q)         0.524    56.095 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=10, routed)          1.830    57.924    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X50Y144        LUT6 (Prop_lut6_I2_O)        0.124    58.048 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4/O
                         net (fo=32, routed)          1.316    59.364    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4_n_0
    SLICE_X49Y146        LUT3 (Prop_lut3_I0_O)        0.124    59.488 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    59.488    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[9]
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612   105.059    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]/C
                         clock pessimism              0.475   105.534    
                         clock uncertainty           -0.035   105.498    
    SLICE_X49Y146        FDCE (Setup_fdce_C_D)        0.032   105.530    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        105.530    
                         arrival time                         -59.488    
  -------------------------------------------------------------------
                         slack                                 46.042    

Slack (MET) :             46.043ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.916ns  (logic 0.772ns (19.716%)  route 3.144ns (80.284%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 105.059 - 100.000 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 55.571 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736    55.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y140        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDPE (Prop_fdpe_C_Q)         0.524    56.095 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=10, routed)          1.830    57.924    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X50Y144        LUT6 (Prop_lut6_I2_O)        0.124    58.048 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4/O
                         net (fo=32, routed)          1.314    59.362    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4_n_0
    SLICE_X49Y146        LUT3 (Prop_lut3_I0_O)        0.124    59.486 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    59.486    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[8]
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612   105.059    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[8]/C
                         clock pessimism              0.475   105.534    
                         clock uncertainty           -0.035   105.498    
    SLICE_X49Y146        FDCE (Setup_fdce_C_D)        0.031   105.529    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        105.529    
                         arrival time                         -59.486    
  -------------------------------------------------------------------
                         slack                                 46.043    

Slack (MET) :             46.044ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.915ns  (logic 0.772ns (19.721%)  route 3.143ns (80.279%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 105.059 - 100.000 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 55.571 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736    55.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y140        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDPE (Prop_fdpe_C_Q)         0.524    56.095 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=10, routed)          1.830    57.924    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X50Y144        LUT6 (Prop_lut6_I2_O)        0.124    58.048 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4/O
                         net (fo=32, routed)          1.313    59.361    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4_n_0
    SLICE_X49Y146        LUT3 (Prop_lut3_I0_O)        0.124    59.485 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    59.485    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[7]
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612   105.059    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/C
                         clock pessimism              0.475   105.534    
                         clock uncertainty           -0.035   105.498    
    SLICE_X49Y146        FDCE (Setup_fdce_C_D)        0.031   105.529    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        105.529    
                         arrival time                         -59.485    
  -------------------------------------------------------------------
                         slack                                 46.044    

Slack (MET) :             46.069ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.888ns  (logic 0.772ns (19.857%)  route 3.116ns (80.143%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 105.059 - 100.000 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 55.571 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736    55.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y140        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDPE (Prop_fdpe_C_Q)         0.524    56.095 r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=10, routed)          1.830    57.924    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X50Y144        LUT6 (Prop_lut6_I2_O)        0.124    58.048 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4/O
                         net (fo=32, routed)          1.286    59.335    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4_n_0
    SLICE_X48Y144        LUT3 (Prop_lut3_I1_O)        0.124    59.459 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    59.459    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[25]
    SLICE_X48Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612   105.059    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X48Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/C
                         clock pessimism              0.475   105.534    
                         clock uncertainty           -0.035   105.498    
    SLICE_X48Y144        FDCE (Setup_fdce_C_D)        0.029   105.527    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                        105.527    
                         arrival time                         -59.459    
  -------------------------------------------------------------------
                         slack                                 46.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645     1.842    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDCE (Prop_fdce_C_Q)         0.141     1.983 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[29]/Q
                         net (fo=1, routed)           0.059     2.043    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[29]
    SLICE_X48Y144        LUT3 (Prop_lut3_I2_O)        0.045     2.088 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     2.088    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[28]
    SLICE_X48Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.919     2.455    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X48Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]/C
                         clock pessimism             -0.600     1.855    
    SLICE_X48Y144        FDCE (Hold_fdce_C_D)         0.092     1.947    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.646     1.843    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X55Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y144        FDCE (Prop_fdce_C_Q)         0.141     1.984 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/Q
                         net (fo=1, routed)           0.091     2.075    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[19]
    SLICE_X54Y144        LUT3 (Prop_lut3_I2_O)        0.045     2.120 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000     2.120    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[18]_i_1__0_n_0
    SLICE_X54Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.919     2.455    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X54Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/C
                         clock pessimism             -0.599     1.856    
    SLICE_X54Y144        FDCE (Hold_fdce_C_D)         0.121     1.977    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.380%)  route 0.117ns (38.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645     1.842    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDCE (Prop_fdce_C_Q)         0.141     1.983 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.117     2.100    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[1]
    SLICE_X50Y144        LUT3 (Prop_lut3_I2_O)        0.045     2.145 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.145    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[0]
    SLICE_X50Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.919     2.455    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X50Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[0]/C
                         clock pessimism             -0.577     1.878    
    SLICE_X50Y144        FDCE (Hold_fdce_C_D)         0.121     1.999    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645     1.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDCE (Prop_fdce_C_Q)         0.164     2.006 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/Q
                         net (fo=2, routed)           0.062     2.068    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg_n_0_[6]
    SLICE_X57Y140        LUT2 (Prop_lut2_I0_O)        0.045     2.113 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.113    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[10]_i_1_n_0
    SLICE_X57Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.918     2.454    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X57Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
                         clock pessimism             -0.599     1.855    
    SLICE_X57Y140        FDCE (Hold_fdce_C_D)         0.091     1.946    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645     1.842    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X48Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDCE (Prop_fdce_C_Q)         0.141     1.983 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.086     2.069    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[12]
    SLICE_X49Y145        LUT3 (Prop_lut3_I2_O)        0.045     2.114 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.114    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[11]
    SLICE_X49Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.919     2.455    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/C
                         clock pessimism             -0.600     1.855    
    SLICE_X49Y145        FDCE (Hold_fdce_C_D)         0.091     1.946    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.646     1.843    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X55Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.141     1.984 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]/Q
                         net (fo=1, routed)           0.122     2.106    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[8]
    SLICE_X54Y146        LUT3 (Prop_lut3_I2_O)        0.045     2.151 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.151    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[7]_i_1__0_n_0
    SLICE_X54Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.919     2.455    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X54Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]/C
                         clock pessimism             -0.599     1.856    
    SLICE_X54Y146        FDCE (Hold_fdce_C_D)         0.121     1.977    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645     1.842    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDCE (Prop_fdce_C_Q)         0.141     1.983 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.106     2.089    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[4]
    SLICE_X49Y144        LUT3 (Prop_lut3_I2_O)        0.045     2.134 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.134    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[3]
    SLICE_X49Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.919     2.455    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[3]/C
                         clock pessimism             -0.597     1.858    
    SLICE_X49Y144        FDCE (Hold_fdce_C_D)         0.092     1.950    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645     1.842    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y146        FDCE (Prop_fdce_C_Q)         0.141     1.983 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.106     2.089    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[7]
    SLICE_X49Y145        LUT3 (Prop_lut3_I2_O)        0.045     2.134 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.134    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[6]
    SLICE_X49Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.919     2.455    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X49Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]/C
                         clock pessimism             -0.597     1.858    
    SLICE_X49Y145        FDCE (Hold_fdce_C_D)         0.092     1.950    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.646     1.843    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X54Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145        FDCE (Prop_fdce_C_Q)         0.164     2.007 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/Q
                         net (fo=1, routed)           0.082     2.089    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[13]
    SLICE_X55Y145        LUT3 (Prop_lut3_I2_O)        0.045     2.134 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.134    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[12]_i_1__0_n_0
    SLICE_X55Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.919     2.455    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X55Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/C
                         clock pessimism             -0.599     1.856    
    SLICE_X55Y145        FDCE (Hold_fdce_C_D)         0.091     1.947    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645     1.842    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X52Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDCE (Prop_fdce_C_Q)         0.164     2.006 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/Q
                         net (fo=1, routed)           0.083     2.089    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[23]
    SLICE_X53Y145        LUT3 (Prop_lut3_I2_O)        0.045     2.134 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[22]_i_1__0/O
                         net (fo=1, routed)           0.000     2.134    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[22]_i_1__0_n_0
    SLICE_X53Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.919     2.455    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X53Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/C
                         clock pessimism             -0.600     1.855    
    SLICE_X53Y145        FDCE (Hold_fdce_C_D)         0.092     1.947    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_TCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { JD[3] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  JD_IBUF_BUFG[3]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y139  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X57Y140  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X55Y140  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X56Y140  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y139  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y139  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y139  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y138  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y138  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y146  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y146  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y145  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y145  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y145  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y145  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y145  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y144  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y144  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y144  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y140  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y141  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y141  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y141  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y141  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y139  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y139  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y139  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y139  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y139  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  OSC_100
  To Clock:  OSC_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OSC_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.323ns  (logic 7.592ns (31.213%)  route 16.731ns (68.787%))
  Logic Levels:           41  (CARRY4=10 LUT2=2 LUT3=4 LUT4=2 LUT5=6 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 23.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.739    -1.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X10Y106        FDRE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518    -1.467 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/Q
                         net (fo=7, routed)           0.743    -0.724    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr_n_0_][1]
    SLICE_X13Y107        LUT3 (Prop_lut3_I2_O)        0.124    -0.600 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_22/O
                         net (fo=227, routed)         1.574     0.974    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[1]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     1.098    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7_n_0
    SLICE_X9Y104         MUXF7 (Prop_muxf7_I0_O)      0.238     1.336 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.808     2.144    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][4]_28
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.298     2.442 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[5]_i_3/O
                         net (fo=3, routed)           0.714     3.156    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]
    SLICE_X15Y98         LUT2 (Prop_lut2_I1_O)        0.124     3.280 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[5]_i_2/O
                         net (fo=14, routed)          0.470     3.751    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16/O
                         net (fo=3, routed)           0.758     4.632    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124     4.756 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     4.756    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.269 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.270    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.387    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.621    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.855    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.972 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.972    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.226 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_16/CO[0]
                         net (fo=2, routed)           0.832     7.058    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_545
    SLICE_X20Y102        LUT3 (Prop_lut3_I1_O)        0.367     7.425 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62/O
                         net (fo=5, routed)           0.175     7.601    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62_n_0
    SLICE_X20Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.725 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=33, routed)          0.410     8.134    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_9
    SLICE_X21Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6/O
                         net (fo=133, routed)         0.595     8.854    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6_n_0
    SLICE_X24Y102        LUT3 (Prop_lut3_I1_O)        0.124     8.978 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1__0/O
                         net (fo=12, routed)          0.472     9.450    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_1
    SLICE_X24Y101        LUT5 (Prop_lut5_I1_O)        0.124     9.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27/O
                         net (fo=1, routed)           0.715    10.288    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15/O
                         net (fo=1, routed)           0.000    10.412    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15_n_0
    SLICE_X25Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.962    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.190 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.452    11.643    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.313    11.956 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=2, routed)           0.344    12.300    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.424 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_2/O
                         net (fo=2, routed)           0.685    13.108    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[0]
    SLICE_X29Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.232 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.410    13.642    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124    13.766 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.371    14.138    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.262 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.321    14.582    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X35Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.706    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    14.918 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.379    15.297    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_rdy
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.299    15.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2/O
                         net (fo=43, routed)          0.545    16.141    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.265 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=133, routed)         1.472    17.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/new_pc_unaligned_reg
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.862 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1/O
                         net (fo=4, routed)           0.327    18.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.124    18.312 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56/O
                         net (fo=1, routed)           0.567    18.880    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    19.004 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.445    19.449    i_scr1/i_imem_ahb/port_sel
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.573 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.292    19.865    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.989 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.527    20.516    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X47Y94         LUT3 (Prop_lut3_I2_O)        0.124    20.640 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.197    20.837    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X47Y94         LUT6 (Prop_lut6_I3_O)        0.124    20.961 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.388    21.349    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X49Y94         LUT4 (Prop_lut4_I3_O)        0.124    21.473 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.409    21.882    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124    22.006 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.332    22.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X53Y94         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.439    23.207    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X53Y94         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/C
                         clock pessimism             -0.484    22.723    
                         clock uncertainty           -0.173    22.550    
    SLICE_X53Y94         FDSE (Setup_fdse_C_CE)      -0.205    22.345    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         22.345    
                         arrival time                         -22.338    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.323ns  (logic 7.592ns (31.213%)  route 16.731ns (68.787%))
  Logic Levels:           41  (CARRY4=10 LUT2=2 LUT3=4 LUT4=2 LUT5=6 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 23.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.739    -1.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X10Y106        FDRE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518    -1.467 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/Q
                         net (fo=7, routed)           0.743    -0.724    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr_n_0_][1]
    SLICE_X13Y107        LUT3 (Prop_lut3_I2_O)        0.124    -0.600 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_22/O
                         net (fo=227, routed)         1.574     0.974    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[1]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     1.098    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7_n_0
    SLICE_X9Y104         MUXF7 (Prop_muxf7_I0_O)      0.238     1.336 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.808     2.144    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][4]_28
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.298     2.442 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[5]_i_3/O
                         net (fo=3, routed)           0.714     3.156    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]
    SLICE_X15Y98         LUT2 (Prop_lut2_I1_O)        0.124     3.280 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[5]_i_2/O
                         net (fo=14, routed)          0.470     3.751    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16/O
                         net (fo=3, routed)           0.758     4.632    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124     4.756 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     4.756    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.269 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.270    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.387    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.621    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.855    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.972 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.972    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.226 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_16/CO[0]
                         net (fo=2, routed)           0.832     7.058    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_545
    SLICE_X20Y102        LUT3 (Prop_lut3_I1_O)        0.367     7.425 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62/O
                         net (fo=5, routed)           0.175     7.601    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62_n_0
    SLICE_X20Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.725 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=33, routed)          0.410     8.134    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_9
    SLICE_X21Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6/O
                         net (fo=133, routed)         0.595     8.854    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6_n_0
    SLICE_X24Y102        LUT3 (Prop_lut3_I1_O)        0.124     8.978 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1__0/O
                         net (fo=12, routed)          0.472     9.450    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_1
    SLICE_X24Y101        LUT5 (Prop_lut5_I1_O)        0.124     9.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27/O
                         net (fo=1, routed)           0.715    10.288    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15/O
                         net (fo=1, routed)           0.000    10.412    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15_n_0
    SLICE_X25Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.962    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.190 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.452    11.643    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.313    11.956 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=2, routed)           0.344    12.300    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.424 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_2/O
                         net (fo=2, routed)           0.685    13.108    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[0]
    SLICE_X29Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.232 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.410    13.642    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124    13.766 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.371    14.138    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.262 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.321    14.582    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X35Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.706    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    14.918 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.379    15.297    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_rdy
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.299    15.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2/O
                         net (fo=43, routed)          0.545    16.141    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.265 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=133, routed)         1.472    17.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/new_pc_unaligned_reg
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.862 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1/O
                         net (fo=4, routed)           0.327    18.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.124    18.312 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56/O
                         net (fo=1, routed)           0.567    18.880    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    19.004 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.445    19.449    i_scr1/i_imem_ahb/port_sel
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.573 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.292    19.865    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.989 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.527    20.516    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X47Y94         LUT3 (Prop_lut3_I2_O)        0.124    20.640 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.197    20.837    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X47Y94         LUT6 (Prop_lut6_I3_O)        0.124    20.961 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.388    21.349    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X49Y94         LUT4 (Prop_lut4_I3_O)        0.124    21.473 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.409    21.882    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124    22.006 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.332    22.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.439    23.207    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X53Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/C
                         clock pessimism             -0.484    22.723    
                         clock uncertainty           -0.173    22.550    
    SLICE_X53Y94         FDRE (Setup_fdre_C_CE)      -0.205    22.345    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         22.345    
                         arrival time                         -22.338    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.323ns  (logic 7.592ns (31.213%)  route 16.731ns (68.787%))
  Logic Levels:           41  (CARRY4=10 LUT2=2 LUT3=4 LUT4=2 LUT5=6 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 23.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.739    -1.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X10Y106        FDRE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518    -1.467 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/Q
                         net (fo=7, routed)           0.743    -0.724    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr_n_0_][1]
    SLICE_X13Y107        LUT3 (Prop_lut3_I2_O)        0.124    -0.600 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_22/O
                         net (fo=227, routed)         1.574     0.974    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[1]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     1.098    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7_n_0
    SLICE_X9Y104         MUXF7 (Prop_muxf7_I0_O)      0.238     1.336 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.808     2.144    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][4]_28
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.298     2.442 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[5]_i_3/O
                         net (fo=3, routed)           0.714     3.156    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]
    SLICE_X15Y98         LUT2 (Prop_lut2_I1_O)        0.124     3.280 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[5]_i_2/O
                         net (fo=14, routed)          0.470     3.751    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16/O
                         net (fo=3, routed)           0.758     4.632    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124     4.756 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     4.756    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.269 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.270    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.387    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.621    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.855    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.972 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.972    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.226 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_16/CO[0]
                         net (fo=2, routed)           0.832     7.058    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_545
    SLICE_X20Y102        LUT3 (Prop_lut3_I1_O)        0.367     7.425 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62/O
                         net (fo=5, routed)           0.175     7.601    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62_n_0
    SLICE_X20Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.725 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=33, routed)          0.410     8.134    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_9
    SLICE_X21Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6/O
                         net (fo=133, routed)         0.595     8.854    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6_n_0
    SLICE_X24Y102        LUT3 (Prop_lut3_I1_O)        0.124     8.978 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1__0/O
                         net (fo=12, routed)          0.472     9.450    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_1
    SLICE_X24Y101        LUT5 (Prop_lut5_I1_O)        0.124     9.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27/O
                         net (fo=1, routed)           0.715    10.288    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15/O
                         net (fo=1, routed)           0.000    10.412    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15_n_0
    SLICE_X25Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.962    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.190 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.452    11.643    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.313    11.956 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=2, routed)           0.344    12.300    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.424 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_2/O
                         net (fo=2, routed)           0.685    13.108    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[0]
    SLICE_X29Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.232 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.410    13.642    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124    13.766 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.371    14.138    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.262 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.321    14.582    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X35Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.706    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    14.918 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.379    15.297    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_rdy
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.299    15.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2/O
                         net (fo=43, routed)          0.545    16.141    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.265 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=133, routed)         1.472    17.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/new_pc_unaligned_reg
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.862 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1/O
                         net (fo=4, routed)           0.327    18.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.124    18.312 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56/O
                         net (fo=1, routed)           0.567    18.880    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    19.004 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.445    19.449    i_scr1/i_imem_ahb/port_sel
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.573 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.292    19.865    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.989 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.527    20.516    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X47Y94         LUT3 (Prop_lut3_I2_O)        0.124    20.640 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.197    20.837    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X47Y94         LUT6 (Prop_lut6_I3_O)        0.124    20.961 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.388    21.349    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X49Y94         LUT4 (Prop_lut4_I3_O)        0.124    21.473 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.409    21.882    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124    22.006 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.332    22.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.439    23.207    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X53Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]/C
                         clock pessimism             -0.484    22.723    
                         clock uncertainty           -0.173    22.550    
    SLICE_X53Y94         FDRE (Setup_fdre_C_CE)      -0.205    22.345    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         22.345    
                         arrival time                         -22.338    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.525ns  (logic 7.592ns (30.957%)  route 16.933ns (69.043%))
  Logic Levels:           41  (CARRY4=10 LUT2=3 LUT3=3 LUT4=2 LUT5=7 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 23.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.739    -1.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X10Y106        FDRE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518    -1.467 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/Q
                         net (fo=7, routed)           0.743    -0.724    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr_n_0_][1]
    SLICE_X13Y107        LUT3 (Prop_lut3_I2_O)        0.124    -0.600 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_22/O
                         net (fo=227, routed)         1.574     0.974    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[1]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     1.098    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7_n_0
    SLICE_X9Y104         MUXF7 (Prop_muxf7_I0_O)      0.238     1.336 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.808     2.144    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][4]_28
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.298     2.442 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[5]_i_3/O
                         net (fo=3, routed)           0.714     3.156    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]
    SLICE_X15Y98         LUT2 (Prop_lut2_I1_O)        0.124     3.280 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[5]_i_2/O
                         net (fo=14, routed)          0.470     3.751    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16/O
                         net (fo=3, routed)           0.758     4.632    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124     4.756 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     4.756    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.269 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.270    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.387    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.621    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.855    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.972 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.972    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.226 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_16/CO[0]
                         net (fo=2, routed)           0.832     7.058    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_545
    SLICE_X20Y102        LUT3 (Prop_lut3_I1_O)        0.367     7.425 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62/O
                         net (fo=5, routed)           0.175     7.601    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62_n_0
    SLICE_X20Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.725 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=33, routed)          0.410     8.134    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_9
    SLICE_X21Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6/O
                         net (fo=133, routed)         0.595     8.854    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6_n_0
    SLICE_X24Y102        LUT3 (Prop_lut3_I1_O)        0.124     8.978 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1__0/O
                         net (fo=12, routed)          0.472     9.450    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_1
    SLICE_X24Y101        LUT5 (Prop_lut5_I1_O)        0.124     9.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27/O
                         net (fo=1, routed)           0.715    10.288    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15/O
                         net (fo=1, routed)           0.000    10.412    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15_n_0
    SLICE_X25Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.962    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.190 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.452    11.643    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.313    11.956 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=2, routed)           0.344    12.300    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.424 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_2/O
                         net (fo=2, routed)           0.685    13.108    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[0]
    SLICE_X29Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.232 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.410    13.642    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124    13.766 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.371    14.138    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.262 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.321    14.582    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X35Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.706    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    14.918 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.379    15.297    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_rdy
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.299    15.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2/O
                         net (fo=43, routed)          0.545    16.141    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.265 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=133, routed)         1.472    17.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/new_pc_unaligned_reg
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.862 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1/O
                         net (fo=4, routed)           0.327    18.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.124    18.312 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56/O
                         net (fo=1, routed)           0.567    18.880    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    19.004 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.445    19.449    i_scr1/i_imem_ahb/port_sel
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.573 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.292    19.865    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.989 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.224    20.214    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X41Y93         LUT2 (Prop_lut2_I0_O)        0.124    20.338 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=15, routed)          0.349    20.687    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X41Y94         LUT4 (Prop_lut4_I3_O)        0.124    20.811 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_13/O
                         net (fo=1, routed)           0.833    21.644    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_13_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124    21.768 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_6/O
                         net (fo=1, routed)           0.648    22.416    i_system/ahblite_axi_bridge_0/U0/AHB_IF/set_hready
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124    22.540 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2/O
                         net (fo=1, routed)           0.000    22.540    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2_n_0
    SLICE_X51Y94         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.439    23.207    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X51Y94         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/C
                         clock pessimism             -0.484    22.723    
                         clock uncertainty           -0.173    22.550    
    SLICE_X51Y94         FDSE (Setup_fdse_C_D)        0.031    22.581    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg
  -------------------------------------------------------------------
                         required time                         22.581    
                         arrival time                         -22.540    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.323ns  (logic 7.592ns (31.213%)  route 16.731ns (68.787%))
  Logic Levels:           41  (CARRY4=10 LUT2=2 LUT3=4 LUT4=2 LUT5=6 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 23.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.739    -1.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X10Y106        FDRE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518    -1.467 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/Q
                         net (fo=7, routed)           0.743    -0.724    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr_n_0_][1]
    SLICE_X13Y107        LUT3 (Prop_lut3_I2_O)        0.124    -0.600 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_22/O
                         net (fo=227, routed)         1.574     0.974    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[1]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     1.098    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7_n_0
    SLICE_X9Y104         MUXF7 (Prop_muxf7_I0_O)      0.238     1.336 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.808     2.144    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][4]_28
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.298     2.442 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[5]_i_3/O
                         net (fo=3, routed)           0.714     3.156    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]
    SLICE_X15Y98         LUT2 (Prop_lut2_I1_O)        0.124     3.280 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[5]_i_2/O
                         net (fo=14, routed)          0.470     3.751    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16/O
                         net (fo=3, routed)           0.758     4.632    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124     4.756 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     4.756    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.269 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.270    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.387    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.621    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.855    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.972 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.972    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.226 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_16/CO[0]
                         net (fo=2, routed)           0.832     7.058    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_545
    SLICE_X20Y102        LUT3 (Prop_lut3_I1_O)        0.367     7.425 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62/O
                         net (fo=5, routed)           0.175     7.601    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62_n_0
    SLICE_X20Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.725 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=33, routed)          0.410     8.134    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_9
    SLICE_X21Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6/O
                         net (fo=133, routed)         0.595     8.854    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6_n_0
    SLICE_X24Y102        LUT3 (Prop_lut3_I1_O)        0.124     8.978 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1__0/O
                         net (fo=12, routed)          0.472     9.450    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_1
    SLICE_X24Y101        LUT5 (Prop_lut5_I1_O)        0.124     9.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27/O
                         net (fo=1, routed)           0.715    10.288    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15/O
                         net (fo=1, routed)           0.000    10.412    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15_n_0
    SLICE_X25Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.962    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.190 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.452    11.643    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.313    11.956 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=2, routed)           0.344    12.300    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.424 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_2/O
                         net (fo=2, routed)           0.685    13.108    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[0]
    SLICE_X29Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.232 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.410    13.642    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124    13.766 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.371    14.138    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.262 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.321    14.582    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X35Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.706    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    14.918 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.379    15.297    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_rdy
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.299    15.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2/O
                         net (fo=43, routed)          0.545    16.141    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.265 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=133, routed)         1.472    17.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/new_pc_unaligned_reg
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.862 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1/O
                         net (fo=4, routed)           0.327    18.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.124    18.312 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56/O
                         net (fo=1, routed)           0.567    18.880    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    19.004 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.445    19.449    i_scr1/i_imem_ahb/port_sel
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.573 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.292    19.865    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.989 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.527    20.516    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X47Y94         LUT3 (Prop_lut3_I2_O)        0.124    20.640 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.197    20.837    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X47Y94         LUT6 (Prop_lut6_I3_O)        0.124    20.961 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.388    21.349    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X49Y94         LUT4 (Prop_lut4_I3_O)        0.124    21.473 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.409    21.882    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124    22.006 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.332    22.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.439    23.207    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X52Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]/C
                         clock pessimism             -0.484    22.723    
                         clock uncertainty           -0.173    22.550    
    SLICE_X52Y94         FDRE (Setup_fdre_C_CE)      -0.169    22.381    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         22.381    
                         arrival time                         -22.338    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.323ns  (logic 7.592ns (31.213%)  route 16.731ns (68.787%))
  Logic Levels:           41  (CARRY4=10 LUT2=2 LUT3=4 LUT4=2 LUT5=6 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 23.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.739    -1.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X10Y106        FDRE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518    -1.467 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/Q
                         net (fo=7, routed)           0.743    -0.724    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr_n_0_][1]
    SLICE_X13Y107        LUT3 (Prop_lut3_I2_O)        0.124    -0.600 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_22/O
                         net (fo=227, routed)         1.574     0.974    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[1]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     1.098    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7_n_0
    SLICE_X9Y104         MUXF7 (Prop_muxf7_I0_O)      0.238     1.336 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.808     2.144    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][4]_28
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.298     2.442 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[5]_i_3/O
                         net (fo=3, routed)           0.714     3.156    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]
    SLICE_X15Y98         LUT2 (Prop_lut2_I1_O)        0.124     3.280 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[5]_i_2/O
                         net (fo=14, routed)          0.470     3.751    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16/O
                         net (fo=3, routed)           0.758     4.632    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124     4.756 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     4.756    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.269 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.270    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.387    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.621    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.855    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.972 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.972    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.226 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_16/CO[0]
                         net (fo=2, routed)           0.832     7.058    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_545
    SLICE_X20Y102        LUT3 (Prop_lut3_I1_O)        0.367     7.425 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62/O
                         net (fo=5, routed)           0.175     7.601    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62_n_0
    SLICE_X20Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.725 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=33, routed)          0.410     8.134    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_9
    SLICE_X21Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6/O
                         net (fo=133, routed)         0.595     8.854    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6_n_0
    SLICE_X24Y102        LUT3 (Prop_lut3_I1_O)        0.124     8.978 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1__0/O
                         net (fo=12, routed)          0.472     9.450    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_1
    SLICE_X24Y101        LUT5 (Prop_lut5_I1_O)        0.124     9.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27/O
                         net (fo=1, routed)           0.715    10.288    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15/O
                         net (fo=1, routed)           0.000    10.412    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15_n_0
    SLICE_X25Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.962    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.190 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.452    11.643    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.313    11.956 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=2, routed)           0.344    12.300    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.424 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_2/O
                         net (fo=2, routed)           0.685    13.108    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[0]
    SLICE_X29Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.232 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.410    13.642    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124    13.766 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.371    14.138    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.262 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.321    14.582    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X35Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.706    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    14.918 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.379    15.297    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_rdy
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.299    15.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2/O
                         net (fo=43, routed)          0.545    16.141    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.265 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=133, routed)         1.472    17.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/new_pc_unaligned_reg
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.862 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1/O
                         net (fo=4, routed)           0.327    18.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.124    18.312 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56/O
                         net (fo=1, routed)           0.567    18.880    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    19.004 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.445    19.449    i_scr1/i_imem_ahb/port_sel
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.573 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.292    19.865    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.989 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.527    20.516    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X47Y94         LUT3 (Prop_lut3_I2_O)        0.124    20.640 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.197    20.837    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X47Y94         LUT6 (Prop_lut6_I3_O)        0.124    20.961 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.388    21.349    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X49Y94         LUT4 (Prop_lut4_I3_O)        0.124    21.473 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.409    21.882    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124    22.006 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.332    22.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.439    23.207    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X52Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]/C
                         clock pessimism             -0.484    22.723    
                         clock uncertainty           -0.173    22.550    
    SLICE_X52Y94         FDRE (Setup_fdre_C_CE)      -0.169    22.381    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         22.381    
                         arrival time                         -22.338    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.323ns  (logic 7.592ns (31.213%)  route 16.731ns (68.787%))
  Logic Levels:           41  (CARRY4=10 LUT2=2 LUT3=4 LUT4=2 LUT5=6 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 23.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.739    -1.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X10Y106        FDRE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518    -1.467 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/Q
                         net (fo=7, routed)           0.743    -0.724    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr_n_0_][1]
    SLICE_X13Y107        LUT3 (Prop_lut3_I2_O)        0.124    -0.600 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_22/O
                         net (fo=227, routed)         1.574     0.974    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[1]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     1.098    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7_n_0
    SLICE_X9Y104         MUXF7 (Prop_muxf7_I0_O)      0.238     1.336 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.808     2.144    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][4]_28
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.298     2.442 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[5]_i_3/O
                         net (fo=3, routed)           0.714     3.156    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]
    SLICE_X15Y98         LUT2 (Prop_lut2_I1_O)        0.124     3.280 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[5]_i_2/O
                         net (fo=14, routed)          0.470     3.751    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16/O
                         net (fo=3, routed)           0.758     4.632    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124     4.756 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     4.756    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.269 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.270    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.387    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.621    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.855    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.972 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.972    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.226 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_16/CO[0]
                         net (fo=2, routed)           0.832     7.058    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_545
    SLICE_X20Y102        LUT3 (Prop_lut3_I1_O)        0.367     7.425 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62/O
                         net (fo=5, routed)           0.175     7.601    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62_n_0
    SLICE_X20Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.725 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=33, routed)          0.410     8.134    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_9
    SLICE_X21Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6/O
                         net (fo=133, routed)         0.595     8.854    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6_n_0
    SLICE_X24Y102        LUT3 (Prop_lut3_I1_O)        0.124     8.978 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1__0/O
                         net (fo=12, routed)          0.472     9.450    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_1
    SLICE_X24Y101        LUT5 (Prop_lut5_I1_O)        0.124     9.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27/O
                         net (fo=1, routed)           0.715    10.288    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15/O
                         net (fo=1, routed)           0.000    10.412    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15_n_0
    SLICE_X25Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.962    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.190 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.452    11.643    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.313    11.956 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=2, routed)           0.344    12.300    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.424 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_2/O
                         net (fo=2, routed)           0.685    13.108    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[0]
    SLICE_X29Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.232 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.410    13.642    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124    13.766 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.371    14.138    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.262 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.321    14.582    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X35Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.706    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    14.918 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.379    15.297    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_rdy
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.299    15.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2/O
                         net (fo=43, routed)          0.545    16.141    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.265 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=133, routed)         1.472    17.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/new_pc_unaligned_reg
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.862 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1/O
                         net (fo=4, routed)           0.327    18.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.124    18.312 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56/O
                         net (fo=1, routed)           0.567    18.880    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    19.004 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.445    19.449    i_scr1/i_imem_ahb/port_sel
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.573 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.292    19.865    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.989 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.527    20.516    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X47Y94         LUT3 (Prop_lut3_I2_O)        0.124    20.640 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.197    20.837    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X47Y94         LUT6 (Prop_lut6_I3_O)        0.124    20.961 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.388    21.349    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X49Y94         LUT4 (Prop_lut4_I3_O)        0.124    21.473 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.409    21.882    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124    22.006 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.332    22.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.439    23.207    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X52Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/C
                         clock pessimism             -0.484    22.723    
                         clock uncertainty           -0.173    22.550    
    SLICE_X52Y94         FDRE (Setup_fdre_C_CE)      -0.169    22.381    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         22.381    
                         arrival time                         -22.338    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.323ns  (logic 7.592ns (31.213%)  route 16.731ns (68.787%))
  Logic Levels:           41  (CARRY4=10 LUT2=2 LUT3=4 LUT4=2 LUT5=6 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 23.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.739    -1.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X10Y106        FDRE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518    -1.467 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/Q
                         net (fo=7, routed)           0.743    -0.724    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr_n_0_][1]
    SLICE_X13Y107        LUT3 (Prop_lut3_I2_O)        0.124    -0.600 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_22/O
                         net (fo=227, routed)         1.574     0.974    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[1]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     1.098    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7_n_0
    SLICE_X9Y104         MUXF7 (Prop_muxf7_I0_O)      0.238     1.336 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.808     2.144    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][4]_28
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.298     2.442 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[5]_i_3/O
                         net (fo=3, routed)           0.714     3.156    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]
    SLICE_X15Y98         LUT2 (Prop_lut2_I1_O)        0.124     3.280 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[5]_i_2/O
                         net (fo=14, routed)          0.470     3.751    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16/O
                         net (fo=3, routed)           0.758     4.632    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124     4.756 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     4.756    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.269 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.270    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.387    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.621    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.855    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.972 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.972    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.226 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_16/CO[0]
                         net (fo=2, routed)           0.832     7.058    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_545
    SLICE_X20Y102        LUT3 (Prop_lut3_I1_O)        0.367     7.425 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62/O
                         net (fo=5, routed)           0.175     7.601    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62_n_0
    SLICE_X20Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.725 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=33, routed)          0.410     8.134    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_9
    SLICE_X21Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6/O
                         net (fo=133, routed)         0.595     8.854    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6_n_0
    SLICE_X24Y102        LUT3 (Prop_lut3_I1_O)        0.124     8.978 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1__0/O
                         net (fo=12, routed)          0.472     9.450    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_1
    SLICE_X24Y101        LUT5 (Prop_lut5_I1_O)        0.124     9.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27/O
                         net (fo=1, routed)           0.715    10.288    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15/O
                         net (fo=1, routed)           0.000    10.412    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15_n_0
    SLICE_X25Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.962    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.190 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.452    11.643    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.313    11.956 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=2, routed)           0.344    12.300    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.424 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_2/O
                         net (fo=2, routed)           0.685    13.108    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[0]
    SLICE_X29Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.232 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.410    13.642    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124    13.766 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.371    14.138    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.262 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.321    14.582    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X35Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.706    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    14.918 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.379    15.297    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_rdy
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.299    15.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2/O
                         net (fo=43, routed)          0.545    16.141    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.265 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=133, routed)         1.472    17.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/new_pc_unaligned_reg
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.862 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1/O
                         net (fo=4, routed)           0.327    18.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.124    18.312 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56/O
                         net (fo=1, routed)           0.567    18.880    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    19.004 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.445    19.449    i_scr1/i_imem_ahb/port_sel
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.573 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.292    19.865    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.989 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.527    20.516    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X47Y94         LUT3 (Prop_lut3_I2_O)        0.124    20.640 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.197    20.837    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X47Y94         LUT6 (Prop_lut6_I3_O)        0.124    20.961 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.388    21.349    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X49Y94         LUT4 (Prop_lut4_I3_O)        0.124    21.473 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.409    21.882    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124    22.006 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.332    22.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.439    23.207    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X52Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]/C
                         clock pessimism             -0.484    22.723    
                         clock uncertainty           -0.173    22.550    
    SLICE_X52Y94         FDRE (Setup_fdre_C_CE)      -0.169    22.381    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]
  -------------------------------------------------------------------
                         required time                         22.381    
                         arrival time                         -22.338    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.437ns  (logic 7.592ns (31.068%)  route 16.845ns (68.932%))
  Logic Levels:           41  (CARRY4=10 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 23.206 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.739    -1.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X10Y106        FDRE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518    -1.467 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/Q
                         net (fo=7, routed)           0.743    -0.724    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr_n_0_][1]
    SLICE_X13Y107        LUT3 (Prop_lut3_I2_O)        0.124    -0.600 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_22/O
                         net (fo=227, routed)         1.574     0.974    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[1]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     1.098    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7_n_0
    SLICE_X9Y104         MUXF7 (Prop_muxf7_I0_O)      0.238     1.336 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.808     2.144    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][4]_28
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.298     2.442 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[5]_i_3/O
                         net (fo=3, routed)           0.714     3.156    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]
    SLICE_X15Y98         LUT2 (Prop_lut2_I1_O)        0.124     3.280 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[5]_i_2/O
                         net (fo=14, routed)          0.470     3.751    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16/O
                         net (fo=3, routed)           0.758     4.632    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124     4.756 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     4.756    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.269 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.270    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.387    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.621    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.855    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.972 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.972    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.226 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_16/CO[0]
                         net (fo=2, routed)           0.832     7.058    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_545
    SLICE_X20Y102        LUT3 (Prop_lut3_I1_O)        0.367     7.425 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62/O
                         net (fo=5, routed)           0.175     7.601    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62_n_0
    SLICE_X20Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.725 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=33, routed)          0.410     8.134    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_9
    SLICE_X21Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6/O
                         net (fo=133, routed)         0.595     8.854    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6_n_0
    SLICE_X24Y102        LUT3 (Prop_lut3_I1_O)        0.124     8.978 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1__0/O
                         net (fo=12, routed)          0.472     9.450    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_1
    SLICE_X24Y101        LUT5 (Prop_lut5_I1_O)        0.124     9.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27/O
                         net (fo=1, routed)           0.715    10.288    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15/O
                         net (fo=1, routed)           0.000    10.412    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15_n_0
    SLICE_X25Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.962    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.190 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.452    11.643    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.313    11.956 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=2, routed)           0.344    12.300    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.424 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_2/O
                         net (fo=2, routed)           0.685    13.108    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[0]
    SLICE_X29Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.232 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.410    13.642    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124    13.766 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.371    14.138    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.262 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.321    14.582    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X35Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.706    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    14.918 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.379    15.297    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_rdy
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.299    15.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2/O
                         net (fo=43, routed)          0.545    16.141    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.265 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=133, routed)         1.472    17.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/new_pc_unaligned_reg
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.862 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1/O
                         net (fo=4, routed)           0.327    18.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.124    18.312 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56/O
                         net (fo=1, routed)           0.567    18.880    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    19.004 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.445    19.449    i_scr1/i_imem_ahb/port_sel
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.573 r  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.292    19.865    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.989 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.527    20.516    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X47Y94         LUT3 (Prop_lut3_I2_O)        0.124    20.640 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.197    20.837    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X47Y94         LUT6 (Prop_lut6_I3_O)        0.124    20.961 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.665    21.626    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X48Y93         LUT6 (Prop_lut6_I5_O)        0.124    21.750 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_2/O
                         net (fo=1, routed)           0.579    22.328    i_system/ahblite_axi_bridge_0/U0/AHB_IF/set_hresp_err
    SLICE_X48Y94         LUT5 (Prop_lut5_I1_O)        0.124    22.452 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_i_1/O
                         net (fo=1, routed)           0.000    22.452    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_i_1_n_0
    SLICE_X48Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.438    23.206    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X48Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg/C
                         clock pessimism             -0.484    22.722    
                         clock uncertainty           -0.173    22.549    
    SLICE_X48Y94         FDRE (Setup_fdre_C_D)        0.031    22.580    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                         -22.452    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        24.300ns  (logic 7.592ns (31.242%)  route 16.708ns (68.758%))
  Logic Levels:           41  (CARRY4=10 LUT2=2 LUT3=4 LUT4=1 LUT5=7 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 23.207 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.739    -1.985    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X10Y106        FDRE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518    -1.467 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][1]/Q
                         net (fo=7, routed)           0.743    -0.724    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr_n_0_][1]
    SLICE_X13Y107        LUT3 (Prop_lut3_I2_O)        0.124    -0.600 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mtvec_base_rw.csr_mtvec_base[31]_i_22/O
                         net (fo=227, routed)         1.574     0.974    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[1]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.098 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     1.098    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg[5]_i_7_n_0
    SLICE_X9Y104         MUXF7 (Prop_muxf7_I0_O)      0.238     1.336 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/res32_3_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.808     2.144    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[rs1_addr][4]_28
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.298     2.442 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[5]_i_3/O
                         net (fo=3, routed)           0.714     3.156    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue_reg[rs1_addr][3]
    SLICE_X15Y98         LUT2 (Prop_lut2_I1_O)        0.124     3.280 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_3_reg[5]_i_2/O
                         net (fo=14, routed)          0.470     3.751    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_34
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16/O
                         net (fo=3, routed)           0.758     4.632    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_16_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124     4.756 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     4.756    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[4]_i_12_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.269 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.270    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.387    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][11]_i_17_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.504    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][15]_i_13_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.621    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_19_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_98_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.855 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.855    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_60_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.972 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.972    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_32_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.226 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_16/CO[0]
                         net (fo=2, routed)           0.832     7.058    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_545
    SLICE_X20Y102        LUT3 (Prop_lut3_I1_O)        0.367     7.425 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62/O
                         net (fo=5, routed)           0.175     7.601    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_62_n_0
    SLICE_X20Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.725 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_37/O
                         net (fo=33, routed)          0.410     8.134    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_reg[ialu_cmd][1]_9
    SLICE_X21Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6/O
                         net (fo=133, routed)         0.595     8.854    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_6_n_0
    SLICE_X24Y102        LUT3 (Prop_lut3_I1_O)        0.124     8.978 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1__0/O
                         net (fo=12, routed)          0.472     9.450    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/res32_2_reg_reg[0]_1
    SLICE_X24Y101        LUT5 (Prop_lut5_I1_O)        0.124     9.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27/O
                         net (fo=1, routed)           0.715    10.288    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_27_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15/O
                         net (fo=1, routed)           0.000    10.412    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_15_n_0
    SLICE_X25Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.962    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.190 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.452    11.643    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.313    11.956 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=2, routed)           0.344    12.300    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.424 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_2/O
                         net (fo=2, routed)           0.685    13.108    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu2tdu_bp_retire_qlfy[0]
    SLICE_X29Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.232 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_9/O
                         net (fo=1, routed)           0.410    13.642    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2hdu_dmode_req
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.124    13.766 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=8, routed)           0.371    14.138    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].mcontrol_action_ff_reg[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.262 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_access_i_2/O
                         net (fo=3, routed)           0.321    14.582    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X35Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.706 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4/O
                         net (fo=1, routed)           0.000    14.706    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_i_4_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    14.918 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_i_3/O
                         net (fo=14, routed)          0.379    15.297    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_rdy
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.299    15.596 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2/O
                         net (fo=43, routed)          0.545    16.141    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu2csr_take_irq
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.265 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=133, routed)         1.472    17.738    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/new_pc_unaligned_reg
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.862 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][17]_i_1/O
                         net (fo=4, routed)           0.327    18.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.124    18.312 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56/O
                         net (fo=1, routed)           0.567    18.880    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_56_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.124    19.004 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.445    19.449    i_scr1/i_imem_ahb/port_sel
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.573 f  i_scr1/i_imem_ahb/fsm_i_2__2/O
                         net (fo=2, routed)           0.292    19.865    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X41Y93         LUT4 (Prop_lut4_I3_O)        0.124    19.989 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          0.527    20.516    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X47Y94         LUT3 (Prop_lut3_I2_O)        0.124    20.640 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.357    20.997    i_system/ahblite_axi_bridge_0/U0/AHB_IF/ctl_sm_ns14_out
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.121 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_1/O
                         net (fo=3, routed)           0.793    21.914    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/FSM_onehot_ctl_sm_cs_reg[3][0]
    SLICE_X51Y93         LUT6 (Prop_lut6_I1_O)        0.124    22.038 f  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_i_2/O
                         net (fo=1, routed)           0.154    22.192    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_i_2_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I3_O)        0.124    22.316 r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_i_1/O
                         net (fo=1, routed)           0.000    22.316    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.439    23.207    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/s_ahb_hclk
    SLICE_X51Y93         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_reg/C
                         clock pessimism             -0.484    22.723    
                         clock uncertainty           -0.173    22.550    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.029    22.579    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_reg
  -------------------------------------------------------------------
                         required time                         22.579    
                         arrival time                         -22.316    
  -------------------------------------------------------------------
                         slack                                  0.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.815%)  route 0.186ns (59.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.559    -0.468    i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X41Y54         FDRE                                         r  i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.340 r  i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.186    -0.155    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/m_axi_rdata[27]
    SLICE_X46Y49         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.837    -0.222    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/aclk
    SLICE_X46Y49         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[27]/C
                         clock pessimism              0.032    -0.190    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.011    -0.179    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[27]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_dmi/dmi_rdata_ff_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_scr1/i_core_top/i_dmi/tap_dr_ff_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.699%)  route 0.230ns (55.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.152ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.634    -0.393    i_scr1/i_core_top/i_dmi/clk_out
    SLICE_X40Y131        FDCE                                         r  i_scr1/i_core_top/i_dmi/dmi_rdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.252 r  i_scr1/i_core_top/i_dmi/dmi_rdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.230    -0.022    i_scr1/i_core_top/i_tapc_synchronizer/dmi_rdata_ff_reg[31]_1[21]
    SLICE_X34Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.023 r  i_scr1/i_core_top/i_tapc_synchronizer/tap_dr_ff[23]_i_1/O
                         net (fo=1, routed)           0.000     0.023    i_scr1/i_core_top/i_dmi/dmi_ch_tdi_core_reg[22]
    SLICE_X34Y133        FDCE                                         r  i_scr1/i_core_top/i_dmi/tap_dr_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.907    -0.152    i_scr1/i_core_top/i_dmi/clk_out
    SLICE_X34Y133        FDCE                                         r  i_scr1/i_core_top/i_dmi/tap_dr_ff_reg[23]/C
                         clock pessimism              0.023    -0.129    
    SLICE_X34Y133        FDCE (Hold_fdce_C_D)         0.121    -0.008    i_scr1/i_core_top/i_dmi/tap_dr_ff_reg[23]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.702%)  route 0.220ns (57.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.562    -0.465    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X8Y56          FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[16]/Q
                         net (fo=1, routed)           0.220    -0.081    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[16]
    RAMB36_X0Y12         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.872    -0.187    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y12         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.222    -0.409    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.296    -0.113    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.481%)  route 0.222ns (57.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.562    -0.465    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X8Y56          FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[18]/Q
                         net (fo=1, routed)           0.222    -0.079    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[18]
    RAMB36_X0Y12         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.872    -0.187    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y12         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.222    -0.409    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.296    -0.113    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_qid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.770%)  route 0.223ns (61.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.560    -0.467    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X29Y51         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_qid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_qid_reg[3]/Q
                         net (fo=1, routed)           0.223    -0.103    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_qid[3]
    SLICE_X39Y50         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.828    -0.230    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X39Y50         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[15]/C
                         clock pessimism              0.027    -0.203    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.066    -0.137    i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[15]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.180%)  route 0.216ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.560    -0.467    i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X44Y53         FDRE                                         r  i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.339 r  i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.216    -0.123    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/m_axi_rdata[17]
    SLICE_X46Y49         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.837    -0.222    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/aclk
    SLICE_X46Y49         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[17]/C
                         clock pessimism              0.032    -0.190    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.022    -0.168    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[17]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_qid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.732%)  route 0.243ns (63.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.559    -0.468    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X31Y54         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_qid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_qid_reg[1]/Q
                         net (fo=1, routed)           0.243    -0.084    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_qid[1]
    SLICE_X39Y50         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.828    -0.230    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X39Y50         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[9]/C
                         clock pessimism              0.027    -0.203    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070    -0.133    i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[9]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.306%)  route 0.225ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.560    -0.467    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X9Y61          FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.128    -0.339 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[59]/Q
                         net (fo=1, routed)           0.225    -0.115    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[59]
    RAMB36_X0Y12         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.872    -0.187    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y12         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.222    -0.409    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.243    -0.166    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.033%)  route 0.227ns (63.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.560    -0.467    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X9Y61          FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.128    -0.339 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[61]/Q
                         net (fo=1, routed)           0.227    -0.112    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[61]
    RAMB36_X0Y12         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.872    -0.187    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y12         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.222    -0.409    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.243    -0.166    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.135%)  route 0.266ns (61.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.562    -0.465    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X12Y56         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[38]/Q
                         net (fo=1, routed)           0.266    -0.035    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[38]
    RAMB36_X0Y12         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.872    -0.187    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y12         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.202    -0.389    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296    -0.093    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y15    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y16    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y16    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y20    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y19    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y15    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y17    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y19    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y17    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y18    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X38Y62    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X38Y62    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X38Y62    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X38Y62    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y60    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y60    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y60    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y60    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y65    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_30_30/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y65    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_30_30/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y38    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll_clk_wiz_0_0
  To Clock:  clkfbout_sys_pll_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  i_sys_pll/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 1.479ns (21.490%)  route 5.403ns (78.510%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 36.011 - 33.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.545     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.419     3.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.652     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.299     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.974     7.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.777    10.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.433    36.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.341    36.352    
                         clock uncertainty           -0.035    36.317    
    SLICE_X33Y28         FDRE (Setup_fdre_C_D)        0.031    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.348    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                 26.096    

Slack (MET) :             26.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.479ns (21.949%)  route 5.259ns (78.051%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 36.011 - 33.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.545     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.419     3.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.652     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.299     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.974     7.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.633     9.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.433    36.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.341    36.352    
                         clock uncertainty           -0.035    36.317    
    SLICE_X33Y28         FDRE (Setup_fdre_C_D)        0.031    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.348    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                 26.240    

Slack (MET) :             26.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.479ns (21.965%)  route 5.254ns (78.035%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 36.011 - 33.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.545     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.419     3.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.652     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.299     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.974     7.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.628     9.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.433    36.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.341    36.352    
                         clock uncertainty           -0.035    36.317    
    SLICE_X33Y28         FDRE (Setup_fdre_C_D)        0.029    36.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.346    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                 26.243    

Slack (MET) :             26.335ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 1.479ns (22.260%)  route 5.165ns (77.740%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 36.011 - 33.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.545     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.419     3.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.652     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.299     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.974     7.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.539     9.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.433    36.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.341    36.352    
                         clock uncertainty           -0.035    36.317    
    SLICE_X33Y28         FDRE (Setup_fdre_C_D)        0.032    36.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.349    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                 26.335    

Slack (MET) :             26.528ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 1.479ns (22.951%)  route 4.965ns (77.049%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 36.006 - 33.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.545     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.419     3.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.652     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.299     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.974     7.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.339     9.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X32Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.428    36.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.341    36.347    
                         clock uncertainty           -0.035    36.312    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.029    36.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.341    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                 26.528    

Slack (MET) :             26.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 1.479ns (23.580%)  route 4.793ns (76.420%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.545     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.419     3.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.652     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.299     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.974     7.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.167     9.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.431    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.341    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.029    36.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.344    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                 26.702    

Slack (MET) :             26.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 1.479ns (23.609%)  route 4.785ns (76.391%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.545     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.419     3.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.652     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.299     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.974     7.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.159     9.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.431    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.341    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.031    36.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.346    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 26.712    

Slack (MET) :             26.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.479ns (23.843%)  route 4.724ns (76.157%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 36.006 - 33.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.545     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.419     3.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.652     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.299     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.974     7.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.098     9.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X33Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.428    36.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.363    36.369    
                         clock uncertainty           -0.035    36.334    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)        0.031    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.365    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                 26.792    

Slack (MET) :             26.794ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 1.479ns (23.858%)  route 4.720ns (76.142%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 36.006 - 33.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.545     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.419     3.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.652     6.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.299     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.974     7.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.094     9.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X33Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.428    36.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.363    36.369    
                         clock uncertainty           -0.035    36.334    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)        0.029    36.363    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.363    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                 26.794    

Slack (MET) :             27.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 0.952ns (18.079%)  route 4.314ns (81.921%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.733     5.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           0.666     6.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X50Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.860     7.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.526     7.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.529     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[1]
    SLICE_X55Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X55Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.326    36.355    
                         clock uncertainty           -0.035    36.320    
    SLICE_X55Y42         FDCE (Setup_fdce_C_D)       -0.058    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         36.262    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 27.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDCE (Prop_fdce_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.068     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X50Y40         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.836     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y40         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.367     1.289    
    SLICE_X50Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDCE (Prop_fdce_C_Q)         0.128     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.075     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X50Y40         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.836     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y40         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.367     1.289    
    SLICE_X50Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     1.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X51Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.833     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.379     1.274    
    SLICE_X51Y37         FDRE (Hold_fdre_C_D)         0.075     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X55Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X55Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.836     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X55Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.380     1.276    
    SLICE_X55Y42         FDCE (Hold_fdce_C_D)         0.075     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.836     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.378     1.278    
    SLICE_X57Y40         FDPE (Hold_fdpe_C_D)         0.075     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.429%)  route 0.113ns (44.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X53Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDCE (Prop_fdce_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.113     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X50Y40         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.836     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y40         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.364     1.292    
    SLICE_X50Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X55Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X55Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.836     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X55Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.380     1.276    
    SLICE_X55Y42         FDCE (Hold_fdce_C_D)         0.071     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X57Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDCE (Prop_fdce_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.056     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[2]
    SLICE_X57Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.836     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X57Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.378     1.278    
    SLICE_X57Y42         FDCE (Hold_fdce_C_D)         0.071     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDCE (Prop_fdce_C_Q)         0.141     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.058     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X32Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.378     1.272    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.071     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDCE (Prop_fdce_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.124     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X50Y40         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.836     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y40         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.367     1.289    
    SLICE_X50Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X41Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X42Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X42Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X42Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       92.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.604ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.510ns (19.396%)  route 2.117ns (80.604%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 101.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.117     9.171    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X55Y140        LUT3 (Prop_lut3_I0_O)        0.056     9.227 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_i_1/O
                         net (fo=1, routed)           0.000     9.227    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_i_1_n_0
    SLICE_X55Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645   101.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/C
                         clock pessimism              0.000   101.842    
                         clock uncertainty           -0.025   101.817    
    SLICE_X55Y140        FDCE (Setup_fdce_C_D)        0.014   101.831    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg
  -------------------------------------------------------------------
                         required time                        101.831    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                 92.604    

Slack (MET) :             92.604ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.510ns (19.404%)  route 2.116ns (80.596%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 101.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.116     9.170    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X55Y140        LUT4 (Prop_lut4_I0_O)        0.056     9.226 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.226    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[5]_i_1_n_0
    SLICE_X55Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645   101.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/C
                         clock pessimism              0.000   101.842    
                         clock uncertainty           -0.025   101.817    
    SLICE_X55Y140        FDCE (Setup_fdce_C_D)        0.013   101.830    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        101.830    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                 92.604    

Slack (MET) :             92.605ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.510ns (19.404%)  route 2.116ns (80.596%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 101.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.116     9.170    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X55Y140        LUT3 (Prop_lut3_I0_O)        0.056     9.226 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.226    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1_n_0
    SLICE_X55Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645   101.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
                         clock pessimism              0.000   101.842    
                         clock uncertainty           -0.025   101.817    
    SLICE_X55Y140        FDCE (Setup_fdce_C_D)        0.014   101.831    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        101.831    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                 92.605    

Slack (MET) :             92.610ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.510ns (19.437%)  route 2.112ns (80.563%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 101.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.112     9.165    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X55Y140        LUT5 (Prop_lut5_I0_O)        0.056     9.221 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.221    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1_n_0
    SLICE_X55Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645   101.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                         clock pessimism              0.000   101.842    
                         clock uncertainty           -0.025   101.817    
    SLICE_X55Y140        FDCE (Setup_fdce_C_D)        0.014   101.831    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        101.831    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                 92.610    

Slack (MET) :             92.614ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.510ns (19.469%)  route 2.108ns (80.531%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 101.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.108     9.161    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X55Y142        LUT4 (Prop_lut4_I0_O)        0.056     9.217 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.217    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1_n_0
    SLICE_X55Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645   101.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/C
                         clock pessimism              0.000   101.842    
                         clock uncertainty           -0.025   101.817    
    SLICE_X55Y142        FDCE (Setup_fdce_C_D)        0.014   101.831    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        101.831    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                 92.614    

Slack (MET) :             92.614ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.510ns (19.476%)  route 2.107ns (80.524%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 101.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.107     9.160    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X55Y142        LUT3 (Prop_lut3_I0_O)        0.056     9.216 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.216    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1_n_0
    SLICE_X55Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645   101.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/C
                         clock pessimism              0.000   101.842    
                         clock uncertainty           -0.025   101.817    
    SLICE_X55Y142        FDCE (Setup_fdce_C_D)        0.013   101.830    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        101.830    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                 92.614    

Slack (MET) :             92.631ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.510ns (19.596%)  route 2.091ns (80.404%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 101.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.091     9.144    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X55Y142        LUT5 (Prop_lut5_I0_O)        0.056     9.200 r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_i_1/O
                         net (fo=1, routed)           0.000     9.200    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift0
    SLICE_X55Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645   101.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/C
                         clock pessimism              0.000   101.842    
                         clock uncertainty           -0.025   101.817    
    SLICE_X55Y142        FDCE (Setup_fdce_C_D)        0.014   101.831    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg
  -------------------------------------------------------------------
                         required time                        101.831    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 92.631    

Slack (MET) :             92.642ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.510ns (19.528%)  route 2.100ns (80.472%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 101.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.100     9.153    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y140        LUT3 (Prop_lut3_I0_O)        0.056     9.209 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.209    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1_n_0
    SLICE_X56Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645   101.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/C
                         clock pessimism              0.000   101.842    
                         clock uncertainty           -0.025   101.817    
    SLICE_X56Y140        FDCE (Setup_fdce_C_D)        0.034   101.851    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        101.851    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                 92.642    

Slack (MET) :             92.645ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.510ns (19.543%)  route 2.098ns (80.457%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 101.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.098     9.151    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y140        LUT2 (Prop_lut2_I0_O)        0.056     9.207 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.207    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1_n_0
    SLICE_X56Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645   101.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                         clock pessimism              0.000   101.842    
                         clock uncertainty           -0.025   101.817    
    SLICE_X56Y140        FDCE (Setup_fdce_C_D)        0.035   101.852    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        101.852    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 92.645    

Slack (MET) :             92.671ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.510ns (19.737%)  route 2.072ns (80.263%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 101.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.072     9.126    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y140        LUT3 (Prop_lut3_I0_O)        0.056     9.182 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.182    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1_n_0
    SLICE_X56Y140        FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645   101.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y140        FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
                         clock pessimism              0.000   101.842    
                         clock uncertainty           -0.025   101.817    
    SLICE_X56Y140        FDPE (Setup_fdpe_C_D)        0.035   101.852    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        101.852    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                 92.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.800ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.529ns (37.053%)  route 2.598ns (62.947%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           2.598    10.627    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X54Y142        LUT3 (Prop_lut3_I1_O)        0.100    10.727 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    10.727    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[4]_i_2_n_0
    SLICE_X54Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X54Y142        FDCE (Hold_fdce_C_D)         0.330     5.927    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                          10.727    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             5.186ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.529ns (33.877%)  route 2.984ns (66.123%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           2.984    11.014    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[1]
    SLICE_X54Y143        LUT3 (Prop_lut3_I0_O)        0.100    11.114 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2__0/O
                         net (fo=1, routed)           0.000    11.114    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2__0_n_0
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X54Y143        FDCE (Hold_fdce_C_D)         0.330     5.928    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.928    
                         arrival time                          11.114    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.207ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.527ns (33.682%)  route 3.007ns (66.318%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.007    11.034    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y138        LUT4 (Prop_lut4_I2_O)        0.100    11.134 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1/O
                         net (fo=1, routed)           0.000    11.134    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1_n_0
    SLICE_X56Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y138        FDCE (Hold_fdce_C_D)         0.331     5.927    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                          11.134    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.231ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 1.529ns (33.518%)  route 3.033ns (66.482%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           3.033    11.062    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X50Y144        LUT3 (Prop_lut3_I0_O)        0.100    11.162 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    11.162    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[31]
    SLICE_X50Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X50Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X50Y144        FDCE (Hold_fdce_C_D)         0.333     5.931    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.931    
                         arrival time                          11.162    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.295ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.527ns (33.041%)  route 3.095ns (66.959%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.095    11.122    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y138        LUT5 (Prop_lut5_I0_O)        0.100    11.222 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_i_1/O
                         net (fo=1, routed)           0.000    11.222    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift0
    SLICE_X56Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y138        FDCE (Hold_fdce_C_D)         0.331     5.927    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                          11.222    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.337ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 1.527ns (32.737%)  route 3.138ns (67.263%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.138    11.165    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y139        LUT3 (Prop_lut3_I0_O)        0.100    11.265 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    11.265    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1_n_0
    SLICE_X56Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X56Y139        FDCE (Hold_fdce_C_D)         0.331     5.928    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.928    
                         arrival time                          11.265    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.401ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.527ns (32.280%)  route 3.204ns (67.720%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.204    11.231    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y139        LUT3 (Prop_lut3_I0_O)        0.100    11.331 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    11.331    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[15]_i_1_n_0
    SLICE_X56Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X56Y139        FDCE (Hold_fdce_C_D)         0.333     5.930    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.930    
                         arrival time                          11.331    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.403ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.527ns (32.280%)  route 3.204ns (67.720%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.204    11.231    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y139        LUT2 (Prop_lut2_I1_O)        0.100    11.331 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.331    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1_n_0
    SLICE_X56Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X56Y139        FDCE (Hold_fdce_C_D)         0.331     5.928    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.928    
                         arrival time                          11.331    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.406ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.527ns (32.267%)  route 3.206ns (67.733%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.206    11.233    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y139        LUT2 (Prop_lut2_I0_O)        0.100    11.333 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    11.333    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1_n_0
    SLICE_X56Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737     5.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
                         clock pessimism              0.000     5.572    
                         clock uncertainty            0.025     5.597    
    SLICE_X56Y139        FDCE (Hold_fdce_C_D)         0.330     5.927    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                          11.333    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.416ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 1.527ns (32.185%)  route 3.218ns (67.815%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.218    11.245    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y138        LUT4 (Prop_lut4_I0_O)        0.100    11.345 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.345    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1_n_0
    SLICE_X56Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y138        FDCE (Hold_fdce_C_D)         0.333     5.929    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.929    
                         arrival time                          11.345    
  -------------------------------------------------------------------
                         slack                                  5.416    





---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack       29.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       60.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.415ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (JTAG_TCK_VIRT rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        8.387ns  (logic 4.080ns (48.645%)  route 4.307ns (51.355%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -5.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.573ns = ( 55.573 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738    55.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDCE (Prop_fdce_C_Q)         0.524    56.097 r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/Q
                         net (fo=1, routed)           4.307    60.404    JD_OBUF[4]
    E2                   OBUFT (Prop_obuft_I_O)       3.556    63.960 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    63.960    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -6.600    93.375    
  -------------------------------------------------------------------
                         required time                         93.375    
                         arrival time                         -63.960    
  -------------------------------------------------------------------
                         slack                                 29.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.813ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            -50.000ns  (JTAG_TCK_VIRT rise@0.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        2.396ns  (logic 0.991ns (41.357%)  route 1.405ns (58.643%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.842ns = ( 51.842 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645    51.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y141        FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDPE (Prop_fdpe_C_Q)         0.167    52.009 r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/Q
                         net (fo=1, routed)           1.405    53.414    JD_TRI[4]
    E2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824    54.238 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    54.238    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -6.600    -6.575    
  -------------------------------------------------------------------
                         required time                          6.575    
                         arrival time                          54.238    
  -------------------------------------------------------------------
                         slack                                 60.813    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       13.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.262ns  (required time - arrival time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.663ns (27.013%)  route 4.492ns (72.987%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 23.271 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         1.539     4.839 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           4.228     9.067    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X61Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.191 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.264     9.455    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X61Y89         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.503    23.271    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X61Y89         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    23.271    
                         clock uncertainty           -0.482    22.789    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)       -0.072    22.717    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         22.717    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                 13.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.249ns  (arrival time - required time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.351ns (15.364%)  route 1.933ns (84.636%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         0.306     3.606 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           1.851     5.457    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X61Y89         LUT3 (Prop_lut3_I1_O)        0.045     5.502 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.082     5.584    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X61Y89         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.858    -0.201    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X61Y89         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    -0.201    
                         clock uncertainty            0.482     0.281    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.055     0.336    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           5.584    
  -------------------------------------------------------------------
                         slack                                  5.249    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack        9.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.704ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[6]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 4.188ns (30.588%)  route 9.504ns (69.412%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.546    -2.178    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.660 f  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          3.918     2.258    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.382 r  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          5.586     7.968    LED_OBUF[6]
    T9                   OBUF (Prop_obuf_I_O)         3.546    11.514 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.514    LED[6]
    T9                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  9.704    

Slack (MET) :             13.031ns  (required time - arrival time)
  Source:                 i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FTDI_RXD
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 4.467ns (43.098%)  route 5.898ns (56.902%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.545    -2.179    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X57Y80         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.419    -1.760 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/Q
                         net (fo=17, routed)          1.606    -0.154    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/mcr_reg[4][0]
    SLICE_X61Y89         LUT3 (Prop_lut3_I2_O)        0.325     0.171 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_INST_0/O
                         net (fo=1, routed)           4.292     4.463    FTDI_RXD_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.723     8.187 r  FTDI_RXD_OBUF_inst/O
                         net (fo=0)                   0.000     8.187    FTDI_RXD
    D10                                                               r  FTDI_RXD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                 13.031    

Slack (MET) :             16.821ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[4]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 3.981ns (61.248%)  route 2.519ns (38.752%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.620    -2.104    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y62         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.648 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=3, routed)           2.519     0.871    LED_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         3.525     4.397 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.397    LED[4]
    H5                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                 16.821    

Slack (MET) :             17.282ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 3.963ns (65.619%)  route 2.077ns (34.381%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.620    -2.104    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y62         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.648 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           2.077     0.429    LED_OBUF[5]
    J5                   OBUF (Prop_obuf_I_O)         3.507     3.936 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.936    LED[5]
    J5                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                 17.282    

Slack (MET) :             17.408ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDG[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 3.974ns (67.212%)  route 1.939ns (32.788%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.621    -2.103    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y61         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456    -1.647 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.939     0.292    lopt_6
    J2                   OBUF (Prop_obuf_I_O)         3.518     3.810 r  LEDG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.810    LEDG[2]
    J2                                                                r  LEDG[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                 17.408    

Slack (MET) :             17.419ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDR[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 3.982ns (67.473%)  route 1.919ns (32.527%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.102ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.622    -2.102    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y59         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.646 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.919     0.274    lopt_11
    K1                   OBUF (Prop_obuf_I_O)         3.526     3.799 r  LEDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.799    LEDR[3]
    K1                                                                r  LEDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 17.419    

Slack (MET) :             17.425ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDB[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 4.042ns (68.566%)  route 1.853ns (31.434%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.102ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.622    -2.102    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y59         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.584 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.853     0.269    lopt_3
    K2                   OBUF (Prop_obuf_I_O)         3.524     3.793 r  LEDB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.793    LEDB[3]
    K2                                                                r  LEDB[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                 17.425    

Slack (MET) :             17.442ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDB[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 4.140ns (70.436%)  route 1.738ns (29.564%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.102ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.622    -2.102    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y60         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.419    -1.683 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.738     0.055    lopt_1
    G4                   OBUF (Prop_obuf_I_O)         3.721     3.776 r  LEDB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.776    LEDB[1]
    G4                                                                r  LEDB[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                 17.442    

Slack (MET) :             17.468ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDG[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 3.978ns (67.984%)  route 1.873ns (32.016%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.102ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.622    -2.102    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y59         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.646 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.873     0.227    lopt_7
    H6                   OBUF (Prop_obuf_I_O)         3.522     3.750 r  LEDG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.750    LEDG[3]
    H6                                                                r  LEDG[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                 17.468    

Slack (MET) :             17.470ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDG[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (SYS_CLK_VIRT rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 4.046ns (69.169%)  route 1.804ns (30.831%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.102ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.622    -2.102    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y59         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.584 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.804     0.220    lopt_5
    J4                   OBUF (Prop_obuf_I_O)         3.528     3.748 r  LEDG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.748    LEDG[1]
    J4                                                                r  LEDG[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.482    24.518    
                         output delay                -3.300    21.218    
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -3.748    
  -------------------------------------------------------------------
                         slack                                 17.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.067ns  (arrival time - required time)
  Source:                 heartbeat_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[7]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 1.381ns (82.292%)  route 0.297ns (17.708%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.598    -0.429    clk_riscv
    SLICE_X0Y1           FDCE                                         r  heartbeat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.288 r  heartbeat_reg/Q
                         net (fo=2, routed)           0.297     0.009    LED_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         1.240     1.249 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.249    LED[7]
    T10                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.117ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDB[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 1.395ns (80.359%)  route 0.341ns (19.641%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.590    -0.437    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y59         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.273 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.341     0.068    lopt_2
    H4                   OBUF (Prop_obuf_I_O)         1.231     1.299 r  LEDB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.299    LEDB[2]
    H4                                                                r  LEDB[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.128ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDR[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 1.420ns (81.267%)  route 0.327ns (18.733%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.589    -0.438    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y61         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.310 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.327     0.017    lopt_8
    G6                   OBUF (Prop_obuf_I_O)         1.292     1.310 r  LEDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.310    LEDR[0]
    G6                                                                r  LEDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.128ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDR[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 1.406ns (80.490%)  route 0.341ns (19.510%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.590    -0.437    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y59         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.273 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.341     0.068    lopt_9
    G3                   OBUF (Prop_obuf_I_O)         1.242     1.310 r  LEDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.310    LEDR[1]
    G3                                                                r  LEDR[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.133ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDG[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 1.377ns (78.468%)  route 0.378ns (21.532%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.587    -0.440    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y63         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.299 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.378     0.079    lopt_4
    F6                   OBUF (Prop_obuf_I_O)         1.236     1.315 r  LEDG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.315    LEDG[0]
    F6                                                                r  LEDG[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.151ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDG[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 1.364ns (77.044%)  route 0.406ns (22.956%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.590    -0.437    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y59         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.296 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.406     0.110    lopt_7
    H6                   OBUF (Prop_obuf_I_O)         1.223     1.333 r  LEDG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.333    LEDG[3]
    H6                                                                r  LEDG[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.165ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDG[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 1.393ns (78.103%)  route 0.391ns (21.897%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.590    -0.437    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y59         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.273 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.391     0.118    lopt_5
    J4                   OBUF (Prop_obuf_I_O)         1.229     1.347 r  LEDG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.347    LEDG[1]
    J4                                                                r  LEDG[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.166ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDR[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 1.362ns (76.255%)  route 0.424ns (23.745%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.589    -0.438    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y60         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.297 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.424     0.127    lopt_10
    J3                   OBUF (Prop_obuf_I_O)         1.221     1.348 r  LEDR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.348    LEDR[2]
    J3                                                                r  LEDR[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.167ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDB[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 1.386ns (77.497%)  route 0.403ns (22.503%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.587    -0.440    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y63         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.299 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.403     0.103    lopt
    E1                   OBUF (Prop_obuf_I_O)         1.245     1.349 r  LEDB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.349    LEDB[0]
    E1                                                                r  LEDB[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.170ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LEDB[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 1.428ns (79.744%)  route 0.363ns (20.256%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.589    -0.438    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y60         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.310 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.363     0.053    lopt_1
    G4                   OBUF (Prop_obuf_I_O)         1.300     1.352 r  LEDB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.352    LEDB[1]
    G4                                                                r  LEDB[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.482     0.482    
                         output delay                -3.300    -2.818    
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  4.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       41.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.718ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.604ns (25.416%)  route 4.708ns (74.584%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 55.057 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.529    11.609    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.733 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.178    12.912    i_scr1/i_core_top/i_tapc_synchronizer/rst_n_dff_reg[1]
    SLICE_X53Y139        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610    55.057    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X53Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.057    
                         clock uncertainty           -0.025    55.032    
    SLICE_X53Y139        FDCE (Recov_fdce_C_CLR)     -0.402    54.630    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         54.630    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                 41.718    

Slack (MET) :             41.718ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.604ns (25.416%)  route 4.708ns (74.584%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 55.057 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.529    11.609    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.733 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.178    12.912    i_scr1/i_core_top/i_tapc_synchronizer/rst_n_dff_reg[1]
    SLICE_X53Y139        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610    55.057    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X53Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.057    
                         clock uncertainty           -0.025    55.032    
    SLICE_X53Y139        FDCE (Recov_fdce_C_CLR)     -0.402    54.630    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         54.630    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                 41.718    

Slack (MET) :             41.784ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 1.604ns (25.319%)  route 4.732ns (74.681%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.529    11.609    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.733 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.203    12.936    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X54Y141        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X54Y141        FDCE (Recov_fdce_C_CLR)     -0.314    54.720    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         54.720    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                 41.784    

Slack (MET) :             41.784ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 1.604ns (25.319%)  route 4.732ns (74.681%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.529    11.609    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.733 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.203    12.936    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X54Y141        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X54Y141        FDCE (Recov_fdce_C_CLR)     -0.314    54.720    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         54.720    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                 41.784    

Slack (MET) :             41.784ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 1.604ns (25.319%)  route 4.732ns (74.681%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.529    11.609    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.733 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.203    12.936    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X54Y141        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X54Y141        FDCE (Recov_fdce_C_CLR)     -0.314    54.720    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         54.720    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                 41.784    

Slack (MET) :             41.784ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 1.604ns (25.319%)  route 4.732ns (74.681%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.529    11.609    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.733 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.203    12.936    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X54Y141        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X54Y141        FDCE (Recov_fdce_C_CLR)     -0.314    54.720    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         54.720    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                 41.784    

Slack (MET) :             41.904ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 1.604ns (25.986%)  route 4.569ns (74.014%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 55.058 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.529    11.609    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.733 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.040    12.773    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X54Y140        FDPE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.611    55.058    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y140        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.058    
                         clock uncertainty           -0.025    55.033    
    SLICE_X54Y140        FDPE (Recov_fdpe_C_PRE)     -0.356    54.677    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         54.677    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                 41.904    

Slack (MET) :             41.918ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.604ns (26.042%)  route 4.556ns (73.958%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.529    11.609    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.733 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.027    12.760    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y141        FDPE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y141        FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X56Y141        FDPE (Recov_fdpe_C_PRE)     -0.356    54.678    i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg
  -------------------------------------------------------------------
                         required time                         54.678    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                 41.918    

Slack (MET) :             41.960ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.604ns (26.042%)  route 4.556ns (73.958%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.529    11.609    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.733 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.027    12.760    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y141        FDCE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X56Y141        FDCE (Recov_fdce_C_CLR)     -0.314    54.720    i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg
  -------------------------------------------------------------------
                         required time                         54.720    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                 41.960    

Slack (MET) :             41.960ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.604ns (26.042%)  route 4.556ns (73.958%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.529    11.609    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.733 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.027    12.760    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y141        FDCE                                         f  i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc/trst_n_int_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X56Y141        FDCE (Recov_fdce_C_CLR)     -0.314    54.720    i_scr1/i_core_top/i_tapc/trst_n_int_reg
  -------------------------------------------------------------------
                         required time                         54.720    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                 41.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.141ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.510ns (30.301%)  route 3.473ns (69.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.984    10.994    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.100    11.094 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.488    11.582    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y138        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y138        FDCE (Remov_fdce_C_CLR)     -0.155     5.441    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                          11.582    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.510ns (30.301%)  route 3.473ns (69.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.984    10.994    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.100    11.094 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.488    11.582    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y138        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y138        FDCE (Remov_fdce_C_CLR)     -0.155     5.441    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                          11.582    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.510ns (30.301%)  route 3.473ns (69.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.984    10.994    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.100    11.094 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.488    11.582    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y138        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y138        FDCE (Remov_fdce_C_CLR)     -0.155     5.441    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                          11.582    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.510ns (30.301%)  route 3.473ns (69.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.984    10.994    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.100    11.094 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.488    11.582    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y138        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.736     5.571    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/C
                         clock pessimism              0.000     5.571    
                         clock uncertainty            0.025     5.596    
    SLICE_X56Y138        FDCE (Remov_fdce_C_CLR)     -0.155     5.441    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                          11.582    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.257ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.293ns (14.170%)  route 1.775ns (85.830%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.486     8.334    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.045     8.379 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.289     8.668    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y139        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
                         clock pessimism              0.000     2.453    
                         clock uncertainty            0.025     2.478    
    SLICE_X56Y139        FDCE (Remov_fdce_C_CLR)     -0.067     2.411    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           8.668    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.293ns (14.170%)  route 1.775ns (85.830%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.486     8.334    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.045     8.379 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.289     8.668    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y139        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
                         clock pessimism              0.000     2.453    
                         clock uncertainty            0.025     2.478    
    SLICE_X56Y139        FDCE (Remov_fdce_C_CLR)     -0.067     2.411    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           8.668    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.293ns (14.170%)  route 1.775ns (85.830%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.486     8.334    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.045     8.379 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.289     8.668    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y139        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
                         clock pessimism              0.000     2.453    
                         clock uncertainty            0.025     2.478    
    SLICE_X56Y139        FDCE (Remov_fdce_C_CLR)     -0.067     2.411    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           8.668    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.293ns (14.170%)  route 1.775ns (85.830%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.486     8.334    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.045     8.379 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.289     8.668    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y139        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
                         clock pessimism              0.000     2.453    
                         clock uncertainty            0.025     2.478    
    SLICE_X56Y139        FDCE (Remov_fdce_C_CLR)     -0.067     2.411    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           8.668    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.293ns (14.343%)  route 1.750ns (85.657%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.486     8.334    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.045     8.379 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.264     8.643    i_scr1/i_core_top/i_tapc_synchronizer/rst_n_dff_reg[1]
    SLICE_X55Y138        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X55Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg/C
                         clock pessimism              0.000     2.453    
                         clock uncertainty            0.025     2.478    
    SLICE_X55Y138        FDCE (Remov_fdce_C_CLR)     -0.092     2.386    i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           8.643    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.326ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.293ns (13.702%)  route 1.845ns (86.298%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.486     8.334    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X56Y137        LUT2 (Prop_lut2_I1_O)        0.045     8.379 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.359     8.739    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X56Y140        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.918     2.454    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y140        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/C
                         clock pessimism              0.000     2.454    
                         clock uncertainty            0.025     2.479    
    SLICE_X56Y140        FDCE (Remov_fdce_C_CLR)     -0.067     2.412    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           8.739    
  -------------------------------------------------------------------
                         slack                                  6.326    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       15.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.152ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            heartbeat_reg/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 0.642ns (6.943%)  route 8.605ns (93.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 23.292 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.546    -2.178    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.660 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          3.918     2.258    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.382 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.687     7.069    LED_OBUF[6]
    SLICE_X0Y1           FDCE                                         f  heartbeat_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.523    23.292    clk_riscv
    SLICE_X0Y1           FDCE                                         r  heartbeat_reg/C
                         clock pessimism             -0.492    22.799    
                         clock uncertainty           -0.173    22.627    
    SLICE_X0Y1           FDCE (Recov_fdce_C_CLR)     -0.405    22.222    heartbeat_reg
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                 15.152    

Slack (MET) :             15.424ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rtc_counter_reg[15]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 0.642ns (7.153%)  route 8.333ns (92.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 23.291 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.546    -2.178    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.660 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          3.918     2.258    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.382 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.415     6.797    LED_OBUF[6]
    SLICE_X3Y3           FDCE                                         f  rtc_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.522    23.291    clk_riscv
    SLICE_X3Y3           FDCE                                         r  rtc_counter_reg[15]/C
                         clock pessimism             -0.492    22.798    
                         clock uncertainty           -0.173    22.626    
    SLICE_X3Y3           FDCE (Recov_fdce_C_CLR)     -0.405    22.221    rtc_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 15.424    

Slack (MET) :             15.427ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rtc_counter_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 0.642ns (7.155%)  route 8.331ns (92.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 23.292 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.546    -2.178    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.660 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          3.918     2.258    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.382 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.413     6.795    LED_OBUF[6]
    SLICE_X3Y0           FDCE                                         f  rtc_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.523    23.292    clk_riscv
    SLICE_X3Y0           FDCE                                         r  rtc_counter_reg[0]/C
                         clock pessimism             -0.492    22.799    
                         clock uncertainty           -0.173    22.627    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405    22.222    rtc_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 15.427    

Slack (MET) :             15.427ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rtc_counter_reg[4]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 0.642ns (7.155%)  route 8.331ns (92.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 23.292 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.546    -2.178    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.660 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          3.918     2.258    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.382 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.413     6.795    LED_OBUF[6]
    SLICE_X3Y0           FDCE                                         f  rtc_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.523    23.292    clk_riscv
    SLICE_X3Y0           FDCE                                         r  rtc_counter_reg[4]/C
                         clock pessimism             -0.492    22.799    
                         clock uncertainty           -0.173    22.627    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405    22.222    rtc_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 15.427    

Slack (MET) :             15.450ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rtc_counter_reg[19]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 0.642ns (7.174%)  route 8.307ns (92.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 23.291 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.546    -2.178    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.660 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          3.918     2.258    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.382 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.389     6.771    LED_OBUF[6]
    SLICE_X3Y4           FDCE                                         f  rtc_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.522    23.291    clk_riscv
    SLICE_X3Y4           FDCE                                         r  rtc_counter_reg[19]/C
                         clock pessimism             -0.492    22.798    
                         clock uncertainty           -0.173    22.626    
    SLICE_X3Y4           FDCE (Recov_fdce_C_CLR)     -0.405    22.221    rtc_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                 15.450    

Slack (MET) :             15.450ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rtc_counter_reg[20]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 0.642ns (7.174%)  route 8.307ns (92.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 23.291 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.546    -2.178    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.660 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          3.918     2.258    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.382 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.389     6.771    LED_OBUF[6]
    SLICE_X3Y4           FDCE                                         f  rtc_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.522    23.291    clk_riscv
    SLICE_X3Y4           FDCE                                         r  rtc_counter_reg[20]/C
                         clock pessimism             -0.492    22.798    
                         clock uncertainty           -0.173    22.626    
    SLICE_X3Y4           FDCE (Recov_fdce_C_CLR)     -0.405    22.221    rtc_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                 15.450    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rtc_counter_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 0.642ns (7.244%)  route 8.221ns (92.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 23.290 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.546    -2.178    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.660 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          3.918     2.258    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.382 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.303     6.685    LED_OBUF[6]
    SLICE_X5Y0           FDCE                                         f  rtc_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.521    23.290    clk_riscv
    SLICE_X5Y0           FDCE                                         r  rtc_counter_reg[1]/C
                         clock pessimism             -0.492    22.797    
                         clock uncertainty           -0.173    22.625    
    SLICE_X5Y0           FDCE (Recov_fdce_C_CLR)     -0.405    22.220    rtc_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rtc_counter_reg[2]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 0.642ns (7.244%)  route 8.221ns (92.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 23.290 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.546    -2.178    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.660 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          3.918     2.258    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.382 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.303     6.685    LED_OBUF[6]
    SLICE_X5Y0           FDCE                                         f  rtc_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.521    23.290    clk_riscv
    SLICE_X5Y0           FDCE                                         r  rtc_counter_reg[2]/C
                         clock pessimism             -0.492    22.797    
                         clock uncertainty           -0.173    22.625    
    SLICE_X5Y0           FDCE (Recov_fdce_C_CLR)     -0.405    22.220    rtc_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rtc_counter_reg[3]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 0.642ns (7.244%)  route 8.221ns (92.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 23.290 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.546    -2.178    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.660 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          3.918     2.258    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.382 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.303     6.685    LED_OBUF[6]
    SLICE_X5Y0           FDCE                                         f  rtc_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.521    23.290    clk_riscv
    SLICE_X5Y0           FDCE                                         r  rtc_counter_reg[3]/C
                         clock pessimism             -0.492    22.797    
                         clock uncertainty           -0.173    22.625    
    SLICE_X5Y0           FDCE (Recov_fdce_C_CLR)     -0.405    22.220    rtc_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rtc_counter_reg[5]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.642ns (7.269%)  route 8.190ns (92.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 23.292 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.154    -3.820    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.724 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.546    -2.178    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.518    -1.660 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          3.918     2.258    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.382 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.272     6.654    LED_OBUF[6]
    SLICE_X3Y1           FDCE                                         f  rtc_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.523    23.292    clk_riscv
    SLICE_X3Y1           FDCE                                         r  rtc_counter_reg[5]/C
                         clock pessimism             -0.492    22.799    
                         clock uncertainty           -0.173    22.627    
    SLICE_X3Y1           FDCE (Recov_fdce_C_CLR)     -0.405    22.222    rtc_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                 15.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.323%)  route 0.258ns (64.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.561    -0.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X39Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.258    -0.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X30Y37         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.830    -0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y37         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.027    -0.202    
    SLICE_X30Y37         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.323%)  route 0.258ns (64.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.561    -0.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X39Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.258    -0.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X30Y37         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.830    -0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y37         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.027    -0.202    
    SLICE_X30Y37         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.007%)  route 0.286ns (66.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.562    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y37         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.286    -0.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X36Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.830    -0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.027    -0.202    
    SLICE_X36Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.007%)  route 0.286ns (66.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.562    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y37         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.286    -0.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X36Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.830    -0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.027    -0.202    
    SLICE_X36Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.007%)  route 0.286ns (66.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.562    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y37         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.286    -0.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X36Y37         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.830    -0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y37         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.027    -0.202    
    SLICE_X36Y37         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.007%)  route 0.286ns (66.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.562    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y37         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.286    -0.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X36Y37         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.830    -0.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y37         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.027    -0.202    
    SLICE_X36Y37         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.212%)  route 0.311ns (68.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.562    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y37         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.311    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X36Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.829    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X36Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.027    -0.203    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.212%)  route 0.311ns (68.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.562    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y37         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.324 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.311    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X36Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.829    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X36Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.027    -0.203    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.096%)  route 0.139ns (45.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.569    -0.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDPE (Prop_fdpe_C_Q)         0.164    -0.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139    -0.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.838    -0.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X54Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.202    -0.423    
    SLICE_X54Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.096%)  route 0.139ns (45.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.042    -1.053    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.027 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.569    -0.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDPE (Prop_fdpe_C_Q)         0.164    -0.294 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139    -0.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X54Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.838    -0.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X54Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.202    -0.423    
    SLICE_X54Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       15.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.638ns (46.256%)  route 1.903ns (53.744%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 23.197 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.001     5.814    RESETn_IBUF
    SLICE_X65Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.938 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.902     6.840    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X52Y68         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.429    23.197    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    23.197    
                         clock uncertainty           -0.482    22.715    
    SLICE_X52Y68         FDCE (Recov_fdce_C_CLR)     -0.319    22.396    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         22.396    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                 15.556    

Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SYS_CLK rise@25.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.638ns (46.256%)  route 1.903ns (53.744%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 23.197 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.001     5.814    RESETn_IBUF
    SLICE_X65Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.938 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.902     6.840    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X52Y68         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    25.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.147    21.677    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.768 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        1.429    23.197    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    23.197    
                         clock uncertainty           -0.482    22.715    
    SLICE_X52Y68         FDCE (Recov_fdce_C_CLR)     -0.319    22.396    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         22.396    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                 15.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.207ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.326ns (30.004%)  route 0.761ns (69.996%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.375     3.956    RESETn_IBUF
    SLICE_X65Y68         LUT3 (Prop_lut3_I0_O)        0.045     4.001 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.386     4.387    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X52Y68         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.823    -0.235    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    -0.235    
                         clock uncertainty            0.482     0.247    
    SLICE_X52Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.180    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           4.387    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.207ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.326ns (30.004%)  route 0.761ns (69.996%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.375     3.956    RESETn_IBUF
    SLICE_X65Y68         LUT3 (Prop_lut3_I0_O)        0.045     4.001 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.386     4.387    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X52Y68         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=8, routed)           0.046    -1.088    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.059 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7958, routed)        0.823    -0.235    clk_riscv
    SLICE_X52Y68         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    -0.235    
                         clock uncertainty            0.482     0.247    
    SLICE_X52Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.180    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           4.387    
  -------------------------------------------------------------------
                         slack                                  4.207    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.897ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.828ns (22.292%)  route 2.886ns (77.708%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     3.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.750     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.831     7.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.326    36.341    
                         clock uncertainty           -0.035    36.306    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.319    35.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.987    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                 28.897    

Slack (MET) :             28.897ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.828ns (22.292%)  route 2.886ns (77.708%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     3.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.750     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.831     7.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.326    36.341    
                         clock uncertainty           -0.035    36.306    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.319    35.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.987    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                 28.897    

Slack (MET) :             28.897ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.828ns (22.292%)  route 2.886ns (77.708%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     3.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.750     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.831     7.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.326    36.341    
                         clock uncertainty           -0.035    36.306    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.319    35.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.987    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                 28.897    

Slack (MET) :             28.897ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.828ns (22.292%)  route 2.886ns (77.708%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     3.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.750     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.831     7.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.326    36.341    
                         clock uncertainty           -0.035    36.306    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.319    35.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.987    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                 28.897    

Slack (MET) :             29.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.828ns (24.087%)  route 2.610ns (75.913%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     3.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.750     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.554     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.341    36.356    
                         clock uncertainty           -0.035    36.321    
    SLICE_X32Y32         FDCE (Recov_fdce_C_CLR)     -0.405    35.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.916    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 29.103    

Slack (MET) :             29.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.828ns (24.087%)  route 2.610ns (75.913%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     3.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.750     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.554     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.341    36.356    
                         clock uncertainty           -0.035    36.321    
    SLICE_X32Y32         FDCE (Recov_fdce_C_CLR)     -0.405    35.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.916    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 29.103    

Slack (MET) :             29.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.828ns (24.087%)  route 2.610ns (75.913%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     3.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.750     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.554     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.341    36.356    
                         clock uncertainty           -0.035    36.321    
    SLICE_X32Y32         FDCE (Recov_fdce_C_CLR)     -0.405    35.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.916    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 29.103    

Slack (MET) :             29.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.828ns (24.087%)  route 2.610ns (75.913%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     3.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.750     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.554     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.341    36.356    
                         clock uncertainty           -0.035    36.321    
    SLICE_X32Y32         FDCE (Recov_fdce_C_CLR)     -0.405    35.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.916    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 29.103    

Slack (MET) :             29.107ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.828ns (24.118%)  route 2.605ns (75.882%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 36.015 - 33.000 ) 
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     3.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.750     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.550     6.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.437    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.341    36.356    
                         clock uncertainty           -0.035    36.321    
    SLICE_X33Y32         FDCE (Recov_fdce_C_CLR)     -0.405    35.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.916    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                 29.107    

Slack (MET) :             29.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.828ns (24.456%)  route 2.558ns (75.544%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.551     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     3.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     4.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.750     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.502     6.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.341    36.357    
                         clock uncertainty           -0.035    36.322    
    SLICE_X33Y33         FDCE (Recov_fdce_C_CLR)     -0.405    35.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.917    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 29.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.362     1.288    
    SLICE_X32Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.362     1.288    
    SLICE_X32Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.362     1.288    
    SLICE_X32Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X32Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.362     1.288    
    SLICE_X32Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.969%)  route 0.180ns (56.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.180     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X33Y38         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X33Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.362     1.288    
    SLICE_X33Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.969%)  route 0.180ns (56.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.180     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X33Y38         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X33Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.362     1.288    
    SLICE_X33Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.969%)  route 0.180ns (56.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.180     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X33Y38         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X33Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.362     1.288    
    SLICE_X33Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.699%)  route 0.189ns (57.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X32Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.362     1.288    
    SLICE_X32Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.699%)  route 0.189ns (57.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X32Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.362     1.288    
    SLICE_X32Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.699%)  route 0.189ns (57.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.189     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X32Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.362     1.288    
    SLICE_X32Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.406    





