INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/CSR_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_riscv
WARNING: [VRFC 10-3380] identifier 'mscratch' is used before its declaration [C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/CSR_riscv.sv:39]
WARNING: [VRFC 10-3380] identifier 'mcause_reg' is used before its declaration [C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/CSR_riscv.sv:41]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/PS2Receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/clkgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2458] undeclared symbol clkfb, assumed default net type wire [C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/clkgen.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/riscv_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/hex_digits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_digits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/hex_sb_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_sb_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/intctrl_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intctrl_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/miriscv_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/miriscv_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/ps2_sb_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_sb_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/rf_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/riscv_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/riscv_newcore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_newcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sources_1/new/riscv_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/ряё/lab7/lab7.srcs/sim_1/new/tb_riscvunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ряё/lab7/lab7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
