#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 15 20:10:38 2024
# Process ID: 17600
# Current directory: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2444 C:\Users\Administrator\Desktop\RISCV_FPGA\openc906_FPGA\openc906_FPGA.xpr
# Log file: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/vivado.log
# Journal file: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 784.559 ; gain = 85.773
import_files {{C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/uart/uart_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/common/tr_axi_interconnect.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/common/soc.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/uart/uart_apb_reg.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/bus/bus_delay.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/ahb/ahb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/common/cpu_sub_system_axi.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/mem/mem_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/axi/axi_fifo.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/ahb/ahb2apb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/common/err_gen.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/common/wid_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/gpio/gpio_apbif.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/uart/uart_receive.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/axi/axi_fifo_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/gpio/gpio_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/common/timer.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/tb/tb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/mem/f_spsram_524288x128.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/axi/axi_slave128.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/axi/axi2ahb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/apb/apb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/mem/ram.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/uart/uart_baud_gen.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/uart/uart_trans.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/axi/axi_err128.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/axi/axi_interconnect128.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/common/fifo_counter.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/uart/uart.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/apb/apb_bridge.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/gpio/gpio.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/mem/f_spsram_32768x128.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/smart_run/logical/clk/fpga_clk_gen.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/biu/rtl/aq_biu_req_arbiter.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_float_csr.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_wbt.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_spsram_1024x64.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_2048x32.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_info_csr.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_chain.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/biu/rtl/aq_biu_write_channel.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_vb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_multiplier_53x27_partial.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/clk/rtl/aq_mp_clk_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_div_shift2_kernel.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_spsram_64x98.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vdsp/rtl/aq_vpu_fwd_wb_rbus.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/clint/rtl/clint_func.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm_sync_dff.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ras.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_special_judge_double.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_prio.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dmi_sync_dff.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_add.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/pmp/rtl/aq_pmp_comp_hit.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_jtlb_tag_array.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_vdsp_64_bit_ff1.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_fence_inst.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_kid_busif.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_wbt_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_spsram_256x59.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_64x58.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_rst_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/rtu/rtl/aq_rtu_dp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_bju.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/pmu/rtl/aq_hpcp_adder_sel.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_scalar_dp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_hart_arb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_scalar_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_scalar_dp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/openC906.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm_pulse_sync.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/pmu/rtl/aq_hpcp_event.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_cfig.h} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_iie_trigger.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/multiplier_33x33_partial.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_trigger_module.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_iui.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_mcontrol.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_ext_csr.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_shift_sub_h_double.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_vec.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_reg_fp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_cdc.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_gpr_gated_reg.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vdiv/rtl/aq_vdsp_8_bit_ff1.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_special.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_trap_csr.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_dm_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_spsram_64x88.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_split.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_vlsu_vtb_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_pred.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_icache_tag_array.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_wbt_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_alu.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/common/rtl/BUFGCE.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/booth_code_54_bit.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_gpr.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ipack_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_arb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/pmp/rtl/aq_pmp_acc.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_dtos_d.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/biu/rtl/aq_biu_apbif.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_vector_inst.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_define.h} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/aq_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_io.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vdsp/rtl/aq_vpu_srcv_type.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_mult_double.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_spsram_2048x32.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_granu_arb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_bht_array.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_pcgen.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ras_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/rtu/rtl/aq_rtu_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_jtlb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/pmu/rtl/aq_hpcp_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_dcache_tag_array.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_frac_shift_double.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_dp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ibuf.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/pmu/rtl/aq_hpcp_cnt.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_ptw.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_mult.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_round.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_mcontrol_output_select.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_dp_fp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_dp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_amo_alu.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/rtu/rtl/aq_rtu_wb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_stb_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_64x98.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_amr.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_xtoh_sh.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_utlb_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_double.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_btb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_dcache_data_array.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_frac_mult.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_dcache_dirty_array.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_lpmd.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_btb_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_sysmap.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_mcic.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_prepare.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_denorm_shift.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_regs.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_granu2_arb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/sysmap.h} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_dmi_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_addr_gen.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_expand_32.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_dmi_define.h} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_cdc_pulse.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/rtu/rtl/aq_rtu_int.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_double.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_falu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_shift_sub_single.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/pmu/rtl/aq_hpcp_cntinten_reg.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_256x59.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_vlsu_data_trans.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_ag.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_jtlb_data_array.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ipack.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_dbginfo.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/aq_cpuio_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_cache_inst.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_left_shift_64.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_vlsu_ld_align_buffer.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_lza_double.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_dp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/booth_code_33_bit.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_dc.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vdsp/rtl/aq_vpu_group_unit.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_spsram_128x8.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vdsp/rtl/aq_vpu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_falu_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/pmu/rtl/aq_hpcp_cntof_reg.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_cfig.h} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/biu/rtl/aq_biu_wt_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_int_kid.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_dmi.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_scalar_dp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/common/rtl/sync_level2level.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_decd.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ibuf_pop_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_spsram_64x58.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_cfig.h} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_stb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/rtu/rtl/aq_rtu_retire.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_hreg_busif.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_1024x16.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ibuf_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_srt.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/biu/rtl/aq_biu_read_channel.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_icache_data_array.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_sysmap_hit.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_vlsu_st_align_buffer.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fspu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_icache.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_utlb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/aq_core.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/aq_sysio_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_arb_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_64x88.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_utlb_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_cdc_lvl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_vlsu_vtb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_vlsu_rot_data.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_dmi_rst_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_vlsu_lsu_if.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/biu/rtl/aq_biu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_special.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_icc.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_lfb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_hpcp_csr.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_m_iie_all.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vdsp/rtl/aq_vpu_viq_dp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/mp_top_golden_port.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dmi_pulse_sync.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_fp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_lfb_entry.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/aq_sysio_kid.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_div.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_dcache_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_arb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_mul.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/pmp/rtl/aq_pmp_regs.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/common/tdt_gated_clk_cell.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_pack.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_rdl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_128x8.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_lm.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_double_dp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/cpu_cfig.h} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/clint/rtl/clint_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/rtu/rtl/aq_rtu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_1024x64.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_apb_master.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/pmp/rtl/aq_pmp_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_ctrl_fp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_pfb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_dtif.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_bht.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_pfb_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_pre_decd.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_lop_s1_sb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_plru.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_split_fp.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_tlboper.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_spsram_1024x16.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_round.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_prtc_csr.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/rtu/rtl/aq_rtu_rbus.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_ftoi_d.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_right_shift.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_ctrl.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_wbt.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_vlsu_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_special.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/rst/rtl/aq_mp_rst_top.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_pcfifo.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_sba_axi.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_cmp_max.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_regs.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_32to1_arb.v} {C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_ctrl.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_cfig.h C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_cfig.h C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_cfig.h C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/cpu_cfig.h C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/sysmap.h C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_define.h C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_dmi_define.h}]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/tb/tb.v]
update_compile_order -fileset sources_1
file mkdir C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new
close [ open C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/openc906_top.v w ]
add_files C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/openc906_top.v
update_compile_order -fileset sources_1
set_property top openc906_top [current_fileset]
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {25.000} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {400.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {36} CONFIG.MMCM_CLKIN1_PERIOD {40.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {252.129} CONFIG.CLKOUT1_PHASE_ERROR {249.865}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
[Tue Oct 15 20:24:49 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Tue Oct 15 20:34:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1/runme.log
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -before C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_dmi_define.h C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/cpu_cfig.h
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Oct 15 20:40:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tfbg900-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'sysclk'
INFO: [Netlist 29-17] Analyzing 7396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k325tfbg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, sysclk/inst/clkin1_ibufg, from the path connected to top-level port: clk_in 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'sysclk/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:282]
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2569.875 ; gain = 704.012
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 251 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 234 instances

open_run: Time (s): cpu = 00:01:01 ; elapsed = 00:00:57 . Memory (MB): peak = 2570.207 ; gain = 1354.297
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2570.957 ; gain = 0.750
report_utilization: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2570.957 ; gain = 0.750
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2578.867 ; gain = 6.656
report_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2578.867 ; gain = 6.656
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
file mkdir C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1
file mkdir C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new
close [ open C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc w ]
add_files -fileset constrs_1 C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc
set_property target_constrs_file C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc [current_fileset -constrset]
set_property package_pin "" [get_ports [list  clk_in]]
place_ports uart0_sin_rx K21
place_ports uart0_sout_tx L21
set_property IOSTANDARD LVCMOS33 [get_ports [list uart0_sin_rx]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart0_sout_tx]]
place_ports clk_in D12
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3337.180 ; gain = 95.555
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3337.180 ; gain = 96.543
place_ports clk_in D12
place_ports uart0_sin_rx K21
place_ports uart0_sout_tx L21
set_property IOSTANDARD LVCMOS33 [get_ports [list uart0_sin_rx]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart0_sout_tx]]
save_constraints
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Oct 16 11:27:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tfbg900-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'sysclk'
INFO: [Netlist 29-17] Analyzing 7396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, sysclk/inst/clkin1_ibufg, from the path connected to top-level port: clk_in 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'sysclk/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:282]
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 251 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 234 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 3433.762 ; gain = 0.000
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 3433.762 ; gain = 0.000
[Wed Oct 16 11:52:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3433.762 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 16 14:24:04 2024] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'sysclk/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:282]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3579.766 ; gain = 72.887
Restored from archive | CPU: 14.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3579.766 ; gain = 72.887
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 251 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 234 instances

open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 3627.820 ; gain = 194.059
open_report: Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 3933.078 ; gain = 297.074
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Oct 16 14:32:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Oct 16 14:46:04 2024] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1/runme.log
reset_run synth_1
close_design
launch_runs synth_1 -jobs 4
[Wed Oct 16 14:47:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Oct 16 15:05:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 16 15:09:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4059.375 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4059.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4059.375 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tfbg900-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'sysclk'
INFO: [Netlist 29-17] Analyzing 314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, sysclk/inst/clkin1_ibufg, from the path connected to top-level port: clk_in 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'sysclk/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:282]
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff/sync_ff_reg[0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff/sync_ff_reg[1]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff/sync_ff_reg[0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff/sync_ff_reg[1]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff/sync_ff_reg[0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff/sync_ff_reg[1]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jclk'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports jclk]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[12]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[12]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[13]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[13]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[14]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:22]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[14]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:22]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[15]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:23]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[15]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:23]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:24]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:24]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[17]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:25]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[17]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:25]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[18]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:26]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[18]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:26]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[19]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:27]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[19]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:27]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[20]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:28]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[20]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:28]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[21]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:29]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[21]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:29]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[22]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:30]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[22]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:30]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[23]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:31]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[23]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:31]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[24]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:32]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[24]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:32]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[25]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:33]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[25]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:33]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[26]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:34]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[26]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:34]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[27]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:35]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[27]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:35]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[28]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:36]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[28]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:36]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[29]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:37]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[29]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:37]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[30]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:38]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[30]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:38]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[31]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[31]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[32]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:40]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[32]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:40]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[33]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:41]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[33]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:41]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[34]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:42]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[34]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:42]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[35]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:43]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[35]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:43]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[36]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:44]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[36]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:44]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[37]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:45]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[37]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:45]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[38]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:46]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[38]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:46]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[39]/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:47]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {x_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[39]/Q}]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:47]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_psel_reg/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:48]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins x_soc/x_apb/x_apb_bridge/apb_xx_psel_reg/Q]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:48]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_apb/x_apb_bridge/apb_xx_pwrite_reg/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:49]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins x_soc/x_apb/x_apb_bridge/apb_xx_pwrite_reg/Q]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:49]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/sys_apb_clk_reg/Q'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins x_soc/x_cpu_sub_system_axi/x_c906_wrapper/sys_apb_clk_reg/Q]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/sys_apb_clk_reg_0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:51]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'jclk'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:51]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:51]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks x_soc/x_cpu_sub_system_axi/x_c906_wrapper/sys_apb_clk_reg_0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:51]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks jclk]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:51]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'jclk'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:52]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:52]
WARNING: [Vivado 12-627] No clocks matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/sys_apb_clk_reg_0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:52]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:52]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks jclk]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:52]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks x_soc/x_cpu_sub_system_axi/x_c906_wrapper/sys_apb_clk_reg_0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:52]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:52]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 240 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 232 instances

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4059.375 ; gain = 0.000
reset_run impl_1 -prev_step 
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Oct 16 15:49:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1/runme.log
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4059.375 ; gain = 0.000
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'sysclk'
INFO: [Netlist 29-17] Analyzing 7240 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, sysclk/inst/clkin1_ibufg, from the path connected to top-level port: clk_in 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'sysclk/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:282]
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4059.375 ; gain = 0.000
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff/sync_ff_reg[0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff/sync_ff_reg[1]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff_back/sync_ff_reg[0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_sync_1/x_tdt_dmi_sync_dff_back/sync_ff_reg[1]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff/sync_ff_reg[0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_dmihardreset/x_tdt_dmi_sync_dff/sync_ff_reg[1]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff/sync_ff_reg[0]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/x_tdt_dmi_pulse_cmd_vld/x_tdt_dmi_sync_dff/sync_ff_reg[1]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jclk'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports jclk]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'jclk'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:51]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:51]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks jclk]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:51]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'jclk'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:52]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:52]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks jclk]'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:52]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:52]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 4059.375 ; gain = 0.000
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4059.375 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4059.375 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 4059.375 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct 16 16:47:41 2024] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1/runme.log
[Wed Oct 16 16:47:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 16 18:34:07 2024] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/runme.log
place_ports uart0_sout_tx L21
place_ports uart0_sin_rx K21
set_property IOSTANDARD LVCMOS33 [get_ports [list uart0_sin_rx]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart0_sout_tx]]
set_property IOSTANDARD LVCMOS18 [get_ports [list clk_in]]
place_ports clk_in D12
save_constraints -force
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'sysclk'
INFO: [Netlist 29-17] Analyzing 7240 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, sysclk/inst/clkin1_ibufg, from the path connected to top-level port: clk_in 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'sysclk/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:282]
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sysclk/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4135.996 ; gain = 13.293
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sysclk/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 4135.996 ; gain = 73.445
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 4135.996 ; gain = 0.000
[Wed Oct 16 21:34:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 4135.996 ; gain = 0.000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4135.996 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4135.996 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4135.996 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4135.996 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210251130202}
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210251130202}
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210251130202}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210251130202}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210251130202}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
refresh_hw_server {localhost:3121}
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210251130202}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
write_cfgmem  -format mcs -size 2 -interface SMAPx8 -loadbit {up 0x00000000 "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit" } -file "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs"
Command: write_cfgmem -format mcs -size 2 -interface SMAPx8 -loadbit {up 0x00000000 "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit" } -file C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit
ERROR: [Writecfgmem 68-4] Bitstream at address 0x00000000 has size 11443612 bytes which cannot fit in memory of size 2097152 bytes.
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_cfgmem failed
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
write_cfgmem  -format mcs -size 16 -interface SMAPx8 -loadbit {up 0x00000000 "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit" } -file "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SMAPx8 -loadbit {up 0x00000000 "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit" } -file C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit
Writing file C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs
Writing log file C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SMAPX8
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00AE9D9B    Oct 16 22:03:03 2024    C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
write_cfgmem: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4135.996 ; gain = 0.000
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7k325t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7k325t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7k325t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
Mfg ID : 0   Memory Type : 0   Memory Capacity : 0   Device ID 1 : 0   Device ID 2 : 0
CRITICAL WARNING: [Labtools 27-2251] Unable to read device properties. Please make sure that the proper configuration memory part is selected.
delete_hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [get_hw_devices xc7k325t_0 ]]
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [lindex [get_cfgmem_parts {mt25qu128-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7k325t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7k325t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7k325t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
Mfg ID : 0   Memory Type : 0   Memory Capacity : 0   Device ID 1 : 0   Device ID 2 : 0
CRITICAL WARNING: [Labtools 27-2251] Unable to read device properties. Please make sure that the proper configuration memory part is selected.
delete_hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [get_hw_devices xc7k325t_0 ]]
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7k325t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7k325t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7k325t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
Mfg ID : 0   Memory Type : 0   Memory Capacity : 0   Device ID 1 : 0   Device ID 2 : 0
CRITICAL WARNING: [Labtools 27-2251] Unable to read device properties. Please make sure that the proper configuration memory part is selected.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
delete_hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [get_hw_devices xc7k325t_0 ]]
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7k325t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7k325t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7k325t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
Mfg ID : 0   Memory Type : 0   Memory Capacity : 0   Device ID 1 : 0   Device ID 2 : 0
CRITICAL WARNING: [Labtools 27-2251] Unable to read device properties. Please make sure that the proper configuration memory part is selected.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7k325t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7k325t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7k325t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
Mfg ID : 0   Memory Type : 0   Memory Capacity : 0   Device ID 1 : 0   Device ID 2 : 0
CRITICAL WARNING: [Labtools 27-2251] Unable to read device properties. Please make sure that the proper configuration memory part is selected.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7k325t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7k325t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7k325t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
Mfg ID : 0   Memory Type : 0   Memory Capacity : 0   Device ID 1 : 0   Device ID 2 : 0
CRITICAL WARNING: [Labtools 27-2251] Unable to read device properties. Please make sure that the proper configuration memory part is selected.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7k325t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7k325t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7k325t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
Mfg ID : 0   Memory Type : 0   Memory Capacity : 0   Device ID 1 : 0   Device ID 2 : 0
CRITICAL WARNING: [Labtools 27-2251] Unable to read device properties. Please make sure that the proper configuration memory part is selected.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7k325t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7k325t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7k325t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
Mfg ID : 0   Memory Type : 0   Memory Capacity : 0   Device ID 1 : 0   Device ID 2 : 0
CRITICAL WARNING: [Labtools 27-2251] Unable to read device properties. Please make sure that the proper configuration memory part is selected.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7k325t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7k325t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7k325t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:05 ; elapsed = 00:04:01 . Memory (MB): peak = 4135.996 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4135.996 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4135.996 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
write_cfgmem  -format mcs -size 16 -interface SMAPx8 -loadbit {up 0x00000000 "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit" } -file "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SMAPx8 -loadbit {up 0x00000000 "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit" } -file C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs
Creating config memory files...
ERROR: [Writecfgmem 68-5] Cannot overwrite file C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.prm. Use "-force" flag.
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_cfgmem failed
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
write_cfgmem  -format mcs -size 16 -interface SMAPx8 -loadbit {up 0x00000000 "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit" } -force -file "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SMAPx8 -loadbit {up 0x00000000 "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit" } -force -file C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit
Writing file C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs
Writing log file C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SMAPX8
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00AE9D9B    Oct 16 22:03:03 2024    C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
write_cfgmem: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4135.996 ; gain = 0.000
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7k325t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7k325t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7k325t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:15 ; elapsed = 00:04:16 . Memory (MB): peak = 4135.996 ; gain = 0.000
endgroup
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct 17 16:06:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1/runme.log
[Thu Oct 17 16:06:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7k325t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7k325t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7k325t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:02:31 . Memory (MB): peak = 4135.996 ; gain = 0.000
endgroup
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210251130202}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
refresh_hw_server {localhost:3121}
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
boot_hw_device  [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
boot_hw_device  [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251130202
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/impl_1/openc906_top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251130202
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property top cpu_sub_system_axi [current_fileset]
ipx::package_project -root_dir C:/Xilinx_my_IP -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [Ipptcl 7-1467] The compile order has been set manually. This prevents the packager from updating                 it if necessary. If errors related to compile order occur, try enabling automatic                 reordering, or calling package_project with the -force_update_compile_order option
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/cpu_cfig.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_dmi_define.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_define.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/sysmap.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_cfig.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_cfig.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_cfig.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/tb/tb.v'.
CRITICAL WARNING: [HDL 9-870] Macro <REVISION> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:247]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:247]
CRITICAL WARNING: [HDL 9-870] Macro <SUB_VERSION> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:252]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:252]
CRITICAL WARNING: [HDL 9-870] Macro <PATCH> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:257]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:257]
CRITICAL WARNING: [HDL 9-870] Macro <PRODUCT_ID> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:262]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_iui.v:450]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_CANCEL> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_iui.v:632]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_cp0_iui.v:632]
CRITICAL WARNING: [HDL 9-870] Macro <PA_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_iui.v:677]
CRITICAL WARNING: [HDL 9-870] Macro <D_TAG_TAG_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_dcache_tag_array.v:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dcache_tag_array.v:72]
CRITICAL WARNING: [HDL 9-870] Macro <D_TAG_INDEX_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_dcache_tag_array.v:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dcache_tag_array.v:73]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_DM_CORE_MAX_XLEN> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_cdc.v:161]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_cdc.v:161]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_ctrl.v:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_dbginfo.v:88]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_iie_trigger.v:171]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:365]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_TM_TRIGGER_NUM> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:367]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_TM_OTHER_TRI_NUM> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:818]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_MATCH> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:886]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:886]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_CHAIN> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:887]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:887]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_TIMING> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:888]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:888]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_PENDING_HALT> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:890]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:890]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_TRIGGER> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:894]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:894]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_TM_MCONTROL_TRI_NUM> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:894]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_ACTION01> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:908]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:908]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:910]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:918]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:942]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:943]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:944]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_ACTION> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:945]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:945]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:945]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_CAUSE> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:962]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:962]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1005]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1005]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1007]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1008]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1014]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1018]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1019]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1062]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_LDST> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1109]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1109]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:441]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_DM_CORE_HALF_XLEN> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:841]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:841]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:958]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:959]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:960]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:964]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:968]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:972]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:974]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:978]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:982]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:986]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:987]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:991]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:995]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:999]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1001]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1005]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1008]
CRITICAL WARNING: [HDL 9-806] Syntax error near "default". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1009]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1010]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1108]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1172]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1240]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol_output_select.v:945]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol_output_select.v:2102]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_pcfifo.v:79]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [c:/Xilinx_my_IP\src/aq_dtu_pcfifo.v:124]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [c:/Xilinx_my_IP\src/aq_dtu_pcfifo.v:124]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:331]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:333]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:336]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:337]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:338]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:340]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:342]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_trigger_module.v:221]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:412]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:412]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:415]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:418]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_TYPE> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:433]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:433]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_TYPE_ALU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:433]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_TYPE_BJU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:434]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_TYPE_LSU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:436]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_CONDBR_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:438]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_CNT> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:439]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_TYPE_MULT> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:444]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:449]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:465]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_WB_CNT2> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:484]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:495]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:498]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:512]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:527]
CRITICAL WARNING: [HDL 9-870] Macro <EU_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:574]
CRITICAL WARNING: [HDL 9-870] Macro <EU_CP0> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:574]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:574]
CRITICAL WARNING: [HDL 9-870] Macro <EU_VEC_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:576]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:576]
CRITICAL WARNING: [HDL 9-870] Macro <EU_FP_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:576]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:577]
CRITICAL WARNING: [HDL 9-870] Macro <EU_VLSU_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:578]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:578]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:579]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:579]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:580]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:592]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:593]
CRITICAL WARNING: [HDL 9-870] Macro <EU_ALU_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:627]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:627]
CRITICAL WARNING: [HDL 9-870] Macro <EU_BJU_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:628]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:628]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:629]
CRITICAL WARNING: [HDL 9-870] Macro <EU_MULT_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:630]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:630]
CRITICAL WARNING: [HDL 9-870] Macro <EU_DIV_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:631]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:631]
CRITICAL WARNING: [HDL 9-870] Macro <EU_CP0_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:632]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:632]
INFO: [Common 17-14] Message 'HDL 9-806' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [HDL 9-870] Macro <EU_LSU_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:634]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:404]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_FUNC> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:406]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:406]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_EU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:407]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_OPCODE> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:408]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_VEC_SPLIT_TYPE> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:409]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_ILLEGAL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:410]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_LENGTH> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:411]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC2_IMM> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:412]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC1_IMM> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:413]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC2_IMM_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:414]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC1_IMM_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:415]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DSTV_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:416]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCV2_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:417]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCV1_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:418]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCV0_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:419]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DST1_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:420]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DST0_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:421]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC2_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:422]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC1_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:423]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC0_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:424]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DSTV_LATE_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:425]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DSTV_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:426]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCVM_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:427]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCV2_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:428]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCV1_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:429]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCV0_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:430]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DSTE_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:431]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DSTF_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:432]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCF2_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:433]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCF1_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:434]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCF0_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:435]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DST1_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:436]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DST0_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:437]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC2_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:438]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC1_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:439]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC0_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:440]
CRITICAL WARNING: [HDL 9-870] Macro <VEC_SPLIT_NON> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:459]
CRITICAL WARNING: [HDL 9-870] Macro <EU_BJU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:960]
CRITICAL WARNING: [HDL 9-870] Macro <EU_ALU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1272]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_ADDI4SPN> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1273]
CRITICAL WARNING: [HDL 9-870] Macro <EU_FLSU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1279]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_FLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1280]
CRITICAL WARNING: [HDL 9-870] Macro <EU_LSU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1286]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_LW> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1287]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_LD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1294]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_FSD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1301]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_SW> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1308]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_SD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1315]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_ADDI> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1322]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_ADDIW> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1329]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_LI> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1336]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_ADDI16SP> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1342]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_LUI> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1343]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_SRLI> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1350]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_SRAI> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1357]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_ANDI> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1364]
INFO: [Common 17-14] Message 'HDL 9-870' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'biu_pad' due to missing master read-channel signals ARREADY RDATA RVALID.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'pad_biu' due to missing master read-channel signals ARADDR ARVALID RREADY.
INFO: [IP_Flow 19-5107] Inferred bus interface 'per_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'per_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/Xilinx_my_IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Xilinx_my_IP c:/Xilinx_my_IP/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 4135.996 ; gain = 0.000
update_compile_order -fileset sources_1
current_project openc906_FPGA
current_project tmp_edit_project
close_project
WARNING: [Ipptcl 7-571] The IP root directory is 'c:/'.
ipx::package_project -root_dir C:/Xilinx_my_IP -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [Ipptcl 7-1467] The compile order has been set manually. This prevents the packager from updating                 it if necessary. If errors related to compile order occur, try enabling automatic                 reordering, or calling package_project with the -force_update_compile_order option
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/cpu_cfig.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_dmi_define.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/top/tdt_define.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/sysmap.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_cfig.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_cfig.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_cfig.h' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/tb/tb.v'.
CRITICAL WARNING: [HDL 9-870] Macro <REVISION> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:247]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:247]
CRITICAL WARNING: [HDL 9-870] Macro <SUB_VERSION> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:252]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:252]
CRITICAL WARNING: [HDL 9-870] Macro <PATCH> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:257]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:257]
CRITICAL WARNING: [HDL 9-870] Macro <PRODUCT_ID> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_cp0_info_csr.v:262]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_iui.v:450]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_CANCEL> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_iui.v:632]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_cp0_iui.v:632]
CRITICAL WARNING: [HDL 9-870] Macro <PA_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_cp0_iui.v:677]
CRITICAL WARNING: [HDL 9-870] Macro <D_TAG_TAG_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_dcache_tag_array.v:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dcache_tag_array.v:72]
CRITICAL WARNING: [HDL 9-870] Macro <D_TAG_INDEX_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_dcache_tag_array.v:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dcache_tag_array.v:73]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_DM_CORE_MAX_XLEN> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_cdc.v:161]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_cdc.v:161]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_ctrl.v:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_dbginfo.v:88]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_iie_trigger.v:171]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:365]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_TM_TRIGGER_NUM> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:367]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_TM_OTHER_TRI_NUM> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:818]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_MATCH> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:886]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:886]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_CHAIN> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:887]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:887]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_TIMING> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:888]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:888]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_PENDING_HALT> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:890]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:890]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_TRIGGER> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:894]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:894]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_TM_MCONTROL_TRI_NUM> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:894]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_ACTION01> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:908]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:908]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:910]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:918]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:942]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:943]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:944]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_ACTION> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:945]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:945]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:945]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_CAUSE> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:962]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:962]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1005]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1005]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1007]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1008]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1014]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1018]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1019]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1062]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_HINFO_LDST> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1109]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_m_iie_all.v:1109]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:441]
CRITICAL WARNING: [HDL 9-870] Macro <TDT_DM_CORE_HALF_XLEN> is not defined. [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:841]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:841]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:958]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:959]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:960]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:964]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:968]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:972]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:974]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:978]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:982]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:986]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:987]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:991]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:995]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:999]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1001]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1005]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1008]
CRITICAL WARNING: [HDL 9-806] Syntax error near "default". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1009]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1010]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1108]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1172]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol.v:1240]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol_output_select.v:945]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_dtu_mcontrol_output_select.v:2102]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_pcfifo.v:79]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [c:/Xilinx_my_IP\src/aq_dtu_pcfifo.v:124]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [c:/Xilinx_my_IP\src/aq_dtu_pcfifo.v:124]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:331]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:333]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:336]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:337]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:338]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:340]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_top.v:342]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_dtu_trigger_module.v:221]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:412]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:412]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:415]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:418]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_TYPE> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:433]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:433]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_TYPE_ALU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:433]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_TYPE_BJU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:434]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_TYPE_LSU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:436]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_CONDBR_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:438]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_CNT> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:439]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_TYPE_MULT> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:444]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:449]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:465]
CRITICAL WARNING: [HDL 9-870] Macro <WB_INT_WB_CNT2> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:484]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:495]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:498]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:512]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:527]
CRITICAL WARNING: [HDL 9-870] Macro <EU_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:574]
CRITICAL WARNING: [HDL 9-870] Macro <EU_CP0> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:574]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:574]
CRITICAL WARNING: [HDL 9-870] Macro <EU_VEC_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:576]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:576]
CRITICAL WARNING: [HDL 9-870] Macro <EU_FP_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:576]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:577]
CRITICAL WARNING: [HDL 9-870] Macro <EU_VLSU_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:578]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:578]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:579]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:579]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:580]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:592]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:593]
CRITICAL WARNING: [HDL 9-870] Macro <EU_ALU_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:627]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:627]
CRITICAL WARNING: [HDL 9-870] Macro <EU_BJU_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:628]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:628]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:629]
CRITICAL WARNING: [HDL 9-870] Macro <EU_MULT_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:630]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:630]
CRITICAL WARNING: [HDL 9-870] Macro <EU_DIV_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:631]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:631]
CRITICAL WARNING: [HDL 9-870] Macro <EU_CP0_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:632]
CRITICAL WARNING: [HDL 9-806] Syntax error near "]". [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:632]
INFO: [Common 17-14] Message 'HDL 9-806' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [HDL 9-870] Macro <EU_LSU_SEL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_ctrl.v:634]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:404]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_FUNC> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:406]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_WIDTH> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:406]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_EU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:407]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_OPCODE> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:408]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_VEC_SPLIT_TYPE> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:409]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_ILLEGAL> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:410]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_LENGTH> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:411]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC2_IMM> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:412]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC1_IMM> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:413]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC2_IMM_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:414]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC1_IMM_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:415]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DSTV_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:416]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCV2_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:417]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCV1_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:418]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCV0_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:419]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DST1_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:420]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DST0_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:421]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC2_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:422]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC1_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:423]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC0_REG> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:424]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DSTV_LATE_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:425]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DSTV_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:426]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCVM_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:427]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCV2_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:428]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCV1_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:429]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCV0_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:430]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DSTE_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:431]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DSTF_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:432]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCF2_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:433]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCF1_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:434]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRCF0_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:435]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DST1_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:436]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_DST0_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:437]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC2_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:438]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC1_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:439]
CRITICAL WARNING: [HDL 9-870] Macro <IDU_SRC0_VLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:440]
CRITICAL WARNING: [HDL 9-870] Macro <VEC_SPLIT_NON> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:459]
CRITICAL WARNING: [HDL 9-870] Macro <EU_BJU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:960]
CRITICAL WARNING: [HDL 9-870] Macro <EU_ALU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1272]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_ADDI4SPN> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1273]
CRITICAL WARNING: [HDL 9-870] Macro <EU_FLSU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1279]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_FLD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1280]
CRITICAL WARNING: [HDL 9-870] Macro <EU_LSU> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1286]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_LW> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1287]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_LD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1294]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_FSD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1301]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_SW> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1308]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_SD> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1315]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_ADDI> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1322]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_ADDIW> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1329]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_LI> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1336]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_ADDI16SP> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1342]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_LUI> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1343]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_SRLI> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1350]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_SRAI> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1357]
CRITICAL WARNING: [HDL 9-870] Macro <FUNC_C_ANDI> is not defined. [c:/Xilinx_my_IP\src/aq_idu_id_decd.v:1364]
INFO: [Common 17-14] Message 'HDL 9-870' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'biu_pad' due to missing master read-channel signals ARREADY RDATA RVALID.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'pad_biu' due to missing master read-channel signals ARADDR ARVALID RREADY.
INFO: [IP_Flow 19-5107] Inferred bus interface 'per_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'per_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/Xilinx_my_IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Xilinx_my_IP c:/Xilinx_my_IP/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 4135.996 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  c:/Xilinx_my_IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx_my_IP'.
create_project c906_soc C:/Users/Administrator/Desktop/RISCV_FPGA/c906_soc -part xc7k325tfbg900-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
set_property  ip_repo_paths  C:/Xilinx_my_IP [current_project]
current_project openc906_FPGA
current_project c906_soc
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx_my_IP'.
current_project openc906_FPGA
current_project c906_soc
update_ip_catalog
create_bd_design "c906_soc"
Wrote  : <C:/Users/Administrator/Desktop/RISCV_FPGA/c906_soc/c906_soc.srcs/sources_1/bd/c906_soc/c906_soc.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type ip -vlnv xilinx.com:user:cpu_sub_system_axi:1.0 cpu_sub_system_axi_0
open_bd_design {C:/Users/Administrator/Desktop/RISCV_FPGA/c906_soc/c906_soc.srcs/sources_1/bd/c906_soc/c906_soc.bd}
save_bd_design
Wrote  : <C:/Users/Administrator/Desktop/RISCV_FPGA/c906_soc/c906_soc.srcs/sources_1/bd/c906_soc/c906_soc.bd> 
Wrote  : <C:/Users/Administrator/Desktop/RISCV_FPGA/c906_soc/c906_soc.srcs/sources_1/bd/c906_soc/ui/bd_70b260e4.ui> 
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.1 mig_7series_0
