;redcode
;assert 1
	SPL 0, <450
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @13, 0
	SLT @13, 0
	JMP 71, 84
	SUB @0, @2
	SUB @121, 105
	ADD 100, -100
	SPL 10
	MOV -1, <-20
	SPL 10
	CMP -207, <-120
	DJN 6, 200
	SUB #0, -40
	JMZ -1, @-20
	SUB @121, 106
	JMP -1, @-20
	SUB @121, 105
	SPL 0, #2
	SPL <121, 105
	SUB @121, 106
	ADD 30, 9
	SUB #0, -40
	SPL 0, #2
	JMP 8, <2
	SUB #0, -40
	SPL 12, <10
	JMP <-127, 100
	CMP #0, @2
	SLT @43, 0
	SUB @127, 106
	SUB <0, 20
	SPL 0, <402
	ADD 30, 9
	SUB @60, 30
	MOV -7, <-20
	SUB @60, 30
	SUB 93, @421
	JMZ -7, @-20
	SPL @300, 90
	ADD 278, 32
	SUB @127, 106
	SUB @127, 106
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <450
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
