--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Measurement.twx Measurement.ncd -o Measurement.twr
Measurement.pcf

Design file:              Measurement.ncd
Physical constraint file: Measurement.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "DCM/clkfx" derived from  NET 
"DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.13 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 471965 paths analyzed, 2682 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.406ns.
--------------------------------------------------------------------------------

Paths for end point read_sec/p_data_0 (SLICE_X4Y42.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/captured_0 (FF)
  Destination:          read_sec/p_data_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.523ns (Levels of Logic = 0)
  Clock Path Skew:      -0.672ns (0.630 - 1.302)
  Source Clock:         clk100 falling at 5.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/captured_0 to read_sec/p_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y46.Q4      Tickq                 1.778   ctrl/captured<0>
                                                       ctrl/captured_0
    SLICE_X4Y42.AX       net (fanout=2)        1.660   ctrl/captured<0>
    SLICE_X4Y42.CLK      Tdick                 0.085   read_sec/p_data<3>
                                                       read_sec/p_data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.523ns (1.863ns logic, 1.660ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_6_1_P_1 (SLICE_X9Y8.AX), 898 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/p_t_1_3_C_3 (FF)
  Destination:          measure/count_time/p_t_6_1_P_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.232ns (Levels of Logic = 7)
  Clock Path Skew:      0.061ns (0.680 - 0.619)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/p_t_1_3_C_3 to measure/count_time/p_t_6_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.CQ      Tcko                  0.430   measure/count_time/p_t_1_3_C_3
                                                       measure/count_time/p_t_1_3_C_3
    SLICE_X19Y26.B1      net (fanout=2)        0.715   measure/count_time/p_t_1_3_C_3
    SLICE_X19Y26.B       Tilo                  0.259   measure/count_time/p_t_1_3_C_3
                                                       measure/count_time/p_t_1_32
    SLICE_X18Y26.B1      net (fanout=3)        1.753   measure/count_time/p_t_1_3
    SLICE_X18Y26.COUT    Topcyb                0.448   measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<3>
                                                       measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_lut<1>
                                                       measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<3>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<3>
    SLICE_X18Y27.COUT    Tbyp                  0.091   measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<7>
                                                       measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<7>
    SLICE_X18Y28.COUT    Tbyp                  0.091   measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<11>
                                                       measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<11>
    SLICE_X18Y29.DMUX    Tcind                 0.267   measure/count_time/counter[63]_GND_190_o_equal_1_o
                                                       measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<15>
    SLICE_X15Y15.A5      net (fanout=79)       1.844   measure/count_time/counter[63]_GND_190_o_equal_1_o
    SLICE_X15Y15.A       Tilo                  0.259   measure/count_time/p_t_6_15_P_15
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1011_2
    SLICE_X5Y9.A6        net (fanout=19)       1.896   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT10111
    SLICE_X5Y9.A         Tilo                  0.259   measure/count_time/p_t_6_1_C_1
                                                       measure/count_time/Mmux_p_t_6[31]_p_t_6[31]_mux_103_OUT241
    SLICE_X9Y8.AX        net (fanout=1)        0.797   measure/count_time/p_t_6[31]_p_t_6[31]_mux_103_OUT<1>
    SLICE_X9Y8.CLK       Tdick                 0.114   measure/count_time/p_t_6_1_P_1
                                                       measure/count_time/p_t_6_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      9.232ns (2.218ns logic, 7.014ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/p_t_1_27_P_27 (FF)
  Destination:          measure/count_time/p_t_6_1_P_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.987ns (Levels of Logic = 5)
  Clock Path Skew:      0.052ns (0.768 - 0.716)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/p_t_1_27_P_27 to measure/count_time/p_t_6_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.AQ      Tcko                  0.430   measure/count_time/p_t_1_27_P_27
                                                       measure/count_time/p_t_1_27_P_27
    SLICE_X20Y37.B5      net (fanout=2)        1.151   measure/count_time/p_t_1_27_P_27
    SLICE_X20Y37.B       Tilo                  0.254   measure/count_time/p_t_1_27_C_27
                                                       measure/count_time/p_t_1_271
    SLICE_X18Y28.B5      net (fanout=3)        1.265   measure/count_time/p_t_1_27
    SLICE_X18Y28.COUT    Topcyb                0.448   measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<11>
                                                       measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_lut<9>
                                                       measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<11>
    SLICE_X18Y29.DMUX    Tcind                 0.267   measure/count_time/counter[63]_GND_190_o_equal_1_o
                                                       measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<15>
    SLICE_X15Y15.A5      net (fanout=79)       1.844   measure/count_time/counter[63]_GND_190_o_equal_1_o
    SLICE_X15Y15.A       Tilo                  0.259   measure/count_time/p_t_6_15_P_15
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1011_2
    SLICE_X5Y9.A6        net (fanout=19)       1.896   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT10111
    SLICE_X5Y9.A         Tilo                  0.259   measure/count_time/p_t_6_1_C_1
                                                       measure/count_time/Mmux_p_t_6[31]_p_t_6[31]_mux_103_OUT241
    SLICE_X9Y8.AX        net (fanout=1)        0.797   measure/count_time/p_t_6[31]_p_t_6[31]_mux_103_OUT<1>
    SLICE_X9Y8.CLK       Tdick                 0.114   measure/count_time/p_t_6_1_P_1
                                                       measure/count_time/p_t_6_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      8.987ns (2.031ns logic, 6.956ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/p_t_1_19_P_19 (FF)
  Destination:          measure/count_time/p_t_6_1_P_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.947ns (Levels of Logic = 6)
  Clock Path Skew:      0.050ns (0.680 - 0.630)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/p_t_1_19_P_19 to measure/count_time/p_t_6_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.AQ      Tcko                  0.430   measure/count_time/p_t_1_19_P_19
                                                       measure/count_time/p_t_1_19_P_19
    SLICE_X20Y29.B5      net (fanout=2)        1.151   measure/count_time/p_t_1_19_P_19
    SLICE_X20Y29.B       Tilo                  0.254   measure/count_time/p_t_1_19_C_19
                                                       measure/count_time/p_t_1_191
    SLICE_X18Y27.C2      net (fanout=3)        1.254   measure/count_time/p_t_1_19
    SLICE_X18Y27.COUT    Topcyc                0.325   measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<7>
                                                       measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_lut<6>
                                                       measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<7>
    SLICE_X18Y28.COUT    Tbyp                  0.091   measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<11>
                                                       measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<11>
    SLICE_X18Y29.DMUX    Tcind                 0.267   measure/count_time/counter[63]_GND_190_o_equal_1_o
                                                       measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<15>
    SLICE_X15Y15.A5      net (fanout=79)       1.844   measure/count_time/counter[63]_GND_190_o_equal_1_o
    SLICE_X15Y15.A       Tilo                  0.259   measure/count_time/p_t_6_15_P_15
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1011_2
    SLICE_X5Y9.A6        net (fanout=19)       1.896   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT10111
    SLICE_X5Y9.A         Tilo                  0.259   measure/count_time/p_t_6_1_C_1
                                                       measure/count_time/Mmux_p_t_6[31]_p_t_6[31]_mux_103_OUT241
    SLICE_X9Y8.AX        net (fanout=1)        0.797   measure/count_time/p_t_6[31]_p_t_6[31]_mux_103_OUT<1>
    SLICE_X9Y8.CLK       Tdick                 0.114   measure/count_time/p_t_6_1_P_1
                                                       measure/count_time/p_t_6_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      8.947ns (1.999ns logic, 6.948ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/r_data_out_3_2 (SLICE_X4Y43.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/captured_2 (FF)
  Destination:          ctrl/r_data_out_3_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.484ns (Levels of Logic = 0)
  Clock Path Skew:      -0.672ns (0.633 - 1.305)
  Source Clock:         clk100 falling at 5.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/captured_2 to ctrl/r_data_out_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y44.Q4      Tickq                 1.778   ctrl/captured<2>
                                                       ctrl/captured_2
    SLICE_X4Y43.CX       net (fanout=2)        1.621   ctrl/captured<2>
    SLICE_X4Y43.CLK      Tdick                 0.085   ctrl/r_data_out_3<3>
                                                       ctrl/r_data_out_3_2
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (1.863ns logic, 1.621ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_5_29_C_29 (SLICE_X6Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/count_time/p_t_5_29_C_29 (FF)
  Destination:          measure/count_time/p_t_5_29_C_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/count_time/p_t_5_29_C_29 to measure/count_time/p_t_5_29_C_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.AQ       Tcko                  0.200   measure/count_time/p_t_5_29_C_29
                                                       measure/count_time/p_t_5_29_C_29
    SLICE_X6Y33.A6       net (fanout=2)        0.023   measure/count_time/p_t_5_29_C_29
    SLICE_X6Y33.CLK      Tah         (-Th)    -0.190   measure/count_time/p_t_5_29_C_29
                                                       measure/count_time/Mmux_p_t_5[31]_p_t_5[31]_mux_102_OUT441
                                                       measure/count_time/p_t_5_29_C_29
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_5_4_P_4 (SLICE_X2Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/count_time/p_t_5_4_P_4 (FF)
  Destination:          measure/count_time/p_t_5_4_P_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/count_time/p_t_5_4_P_4 to measure/count_time/p_t_5_4_P_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y21.AQ       Tcko                  0.200   measure/count_time/p_t_5_4_P_4
                                                       measure/count_time/p_t_5_4_P_4
    SLICE_X2Y21.A6       net (fanout=2)        0.024   measure/count_time/p_t_5_4_P_4
    SLICE_X2Y21.CLK      Tah         (-Th)    -0.190   measure/count_time/p_t_5_4_P_4
                                                       measure/count_time/Mmux_p_t_5[31]_p_t_5[31]_mux_102_OUT541
                                                       measure/count_time/p_t_5_4_P_4
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point measure/fetch/p_data_21 (SLICE_X6Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/fetch/p_data_21 (FF)
  Destination:          measure/fetch/p_data_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/fetch/p_data_21 to measure/fetch/p_data_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.AQ       Tcko                  0.200   measure/fetch/p_data<24>
                                                       measure/fetch/p_data_21
    SLICE_X6Y37.A6       net (fanout=2)        0.024   measure/fetch/p_data<21>
    SLICE_X6Y37.CLK      Tah         (-Th)    -0.190   measure/fetch/p_data<24>
                                                       measure/fetch/mux1311
                                                       measure/fetch/p_data_21
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: DCM/dcm_sp_inst/CLKFX
  Logical resource: DCM/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: DCM/clkout1_buf/I0
  Logical resource: DCM/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: DRAM_CLK_OBUF/CLK0
  Logical resource: ctrl/ODDR2_inst/CK0
  Location pin: OLOGIC_X0Y6.CLK0
  Clock network: clk100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for DCM/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|DCM/clkin1                     |     31.250ns|     16.000ns|     29.394ns|            0|            0|            0|       471965|
| DCM/clkfx                     |     10.000ns|      9.406ns|          N/A|            0|            0|       471965|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.406|    4.430|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 471965 paths, 0 nets, and 7461 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed MON 9 DEC 16:6:24 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4594 MB



