Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Nov  9 15:09:03 2025
| Host         : LAPTOP-RD189EMT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   175 |
|    Minimum number of control sets                        |   175 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   836 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   175 |
| >= 0 to < 4        |    89 |
| >= 4 to < 6        |    36 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     3 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             247 |           84 |
| No           | No                    | Yes                    |             158 |           56 |
| No           | Yes                   | No                     |             433 |          155 |
| Yes          | No                    | No                     |             242 |           65 |
| Yes          | No                    | Yes                    |              92 |           26 |
| Yes          | Yes                   | No                     |             328 |           94 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                 Enable Signal                                                                                 |                                                                            Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                     |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                     |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                     |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_sws/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_btns/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_time_ns/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_time_ew/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_time_ew/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_time_ns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                         | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                       | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                 | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                 | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                       | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                         | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                  | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                        | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                          | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                               | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_time_ns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                              | design_1_i/axi_gpio_time_ns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_time_ns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                      | design_1_i/axi_gpio_time_ns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_time_ns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                    | design_1_i/axi_gpio_time_ns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_time_ew/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                              | design_1_i/axi_gpio_time_ew/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_time_ew/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                    | design_1_i/axi_gpio_time_ew/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_time_ew/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                      | design_1_i/axi_gpio_time_ew/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[6]_i_1_n_0                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[6]_i_1_n_0                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/FSM_sequential_state[3]_i_1_n_0                                                                                   | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                  | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_time_ns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                               | design_1_i/axi_gpio_time_ns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                  | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_time_ew/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                               | design_1_i/axi_gpio_time_ew/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                   | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                    | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/channel_id[6]_i_1_n_0                                                                                             | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]         | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                                  | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_1[0] |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                       | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                                  | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_1[0] |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                          |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[10]_i_1_n_0                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                     |                7 |             11 |         1.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[10]_i_1_n_0                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                    |                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                    |                                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[136]_i_1_n_0 |                                                                                                                                                                       |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[136]_i_1_n_0 |                                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg[15]_i_1_n_0                                                                                              | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                                                              | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                  | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                          |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                   |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                   |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_time_ns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                               |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_time_ew/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                               |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                   | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |               11 |             22 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |               12 |             23 |         1.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/dwe_reg_i_1_n_0                                                                                                   | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                 | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                     |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg[6]_i_1_n_0                                                                                            | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                             |                                                                                                                                                                       |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                               |                                                                                                                                                                       |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[58]_i_1_n_0   |                                                                                                                                                                       |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                       |                                                                                                                                                                       |               22 |             33 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                |                                                                                                                                                                       |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                               |                                                                                                                                                                       |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                          |               25 |            115 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               |                                                                                                                                                                       |               86 |            249 |         2.90 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


