// Seed: 3253899656
module module_0 (
    input  wor  id_0,
    input  tri1 module_0,
    output tri1 id_2,
    input  tri  id_3
    , id_5
);
  initial begin : LABEL_0
    release id_5;
  end
endmodule
module module_1 #(
    parameter id_5 = 32'd88
) (
    input wire id_0,
    output wor id_1,
    input supply0 id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri1 _id_5,
    output wire id_6
);
  localparam id_8 = 1;
  logic id_9[id_5 : (  1  ?  -1 : -1 'b0 )];
  module_0 modCall_1 (
      id_2,
      id_0,
      id_6,
      id_0
  );
  logic id_10;
endmodule
