m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/PC/simulation/modelsim
vPC
Z1 !s110 1574736454
!i10b 1
!s100 lXaLaHh5dWEbJBDAO`n5D3
Ie]ZG;^gVFaQZ?fhZdW4022
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1573350277
8C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/PC/PC.v
FC:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/PC/PC.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1574736454.000000
!s107 C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/PC/PC.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/PC|C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/PC/PC.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/PC
Z7 tCvgOpt 0
n@p@c
vPC_TB
R1
!i10b 1
!s100 G18b0:a>Y10k];SM7>^gQ3
I;IT9b1`iN@?2Seo9a6`9H2
R2
R0
w1573350900
8C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/PC/PC_TB.v
FC:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/PC/PC_TB.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/PC/PC_TB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/PC|C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/PC/PC_TB.v|
!i113 1
R5
R6
R7
n@p@c_@t@b
