// Seed: 1374108453
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wand id_4 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input wand id_8,
    output supply0 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri0 id_12,
    input supply0 id_13,
    output uwire id_14,
    output supply1 id_15,
    output tri1 id_16,
    input tri id_17,
    input supply0 id_18,
    input tri id_19
);
  assign id_9 = (id_0 * id_18);
  supply0 id_21;
  wire id_22, id_23;
  generate
    begin : LABEL_0
      wire id_24;
    end
  endgenerate
  wire id_25;
  parameter id_26 = -1;
  wire id_27;
  assign id_21 = -1;
  module_0 modCall_1 (
      id_21,
      id_27,
      id_26
  );
  wire id_28;
  tri0 id_29, id_30 = -1;
  wire id_31;
endmodule
