<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="procesador_1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Instruction_Memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Instruction_Memory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Memory_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Pc_Counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Pc_Counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Pc_Counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Pc_Counter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pc_Counter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Pc_Counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Pc_Counter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Pc_Counter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Pc_Counter_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pc_Counter_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Pc_Counter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pc_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register_File.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Register_File.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Sumador.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Sumador.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Sumador.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Sumador.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sumador.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Sumador.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Sumador.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Sumador.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sumador_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sumador_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sumador_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sumador_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sumador_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_Union_Procesador_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_Union_Procesador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Tb_Union_Procesador_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_Union_Procesador_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Unidad_Aritmeticologica_ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Unidad_Aritmeticologica_ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Unidad_Aritmeticologica_ALU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Unidad_Aritmeticologica_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Unidad_Aritmeticologica_ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Unidad_Control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Unidad_Control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Unidad_Control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Unidad_Control_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Unidad_Control_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Unidad_Control_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Unidad_Control_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Union_Procesador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Union_Procesador.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Union_Procesador.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Union_Procesador_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nPC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="nPC.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="nPC.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="nPC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nPC_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nPC_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="nPC_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nPC_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1476744805" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541368" xil_pn:start_ts="1476744805">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476230266" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1476230266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476752391" xil_pn:in_ck="-8203015874317827971" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1476752391">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Instruction_Memory.vhd"/>
      <outfile xil_pn:name="Instruction_Test.vhd"/>
      <outfile xil_pn:name="Pc_Counter.vhd"/>
      <outfile xil_pn:name="Pc_Test.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="Sumador_Test.vhd"/>
      <outfile xil_pn:name="Unidad_Aritmeticologica_ALU.vhd"/>
      <outfile xil_pn:name="Unidad_Control.vhd"/>
      <outfile xil_pn:name="Union_Procesador.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="nPC_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476752396" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3791609782339467131" xil_pn:start_ts="1476752396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476752396" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2320851657444218311" xil_pn:start_ts="1476752396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476751541" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8310707045702375642" xil_pn:start_ts="1476751541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1476752396" xil_pn:in_ck="-8203015874317827971" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1476752396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Instruction_Memory.vhd"/>
      <outfile xil_pn:name="Instruction_Test.vhd"/>
      <outfile xil_pn:name="Pc_Counter.vhd"/>
      <outfile xil_pn:name="Pc_Test.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="Sumador_Test.vhd"/>
      <outfile xil_pn:name="Unidad_Aritmeticologica_ALU.vhd"/>
      <outfile xil_pn:name="Unidad_Control.vhd"/>
      <outfile xil_pn:name="Union_Procesador.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="nPC_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476752401" xil_pn:in_ck="-8203015874317827971" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8597772935936489324" xil_pn:start_ts="1476752396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tb_Union_Procesador_beh.prj"/>
      <outfile xil_pn:name="Tb_Union_Procesador_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1476752420" xil_pn:in_ck="-4804396899439549250" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2041175889356914951" xil_pn:start_ts="1476752418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tb_Union_Procesador_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1476145867" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1476145866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
