<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="data_storage.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="d_flipflop_4outbit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="d_flipflop_4outbit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="d_flipflop_4outbit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="d_flipflop_4outbit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="d_flipflop_4outbit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="d_flipflop_4outbit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="d_flipflop_4outbit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="d_flipflop_4outbit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="d_flipflop_4outbit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="d_flipflop_4outbit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="d_flipflop_4outbit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="d_flipflop_4outbit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="d_flipflop_4outbit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="d_flipflop_4outbit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="d_flipflop_4outbit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="d_flipflop_4outbit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="d_flipflop_4outbit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="d_flipflop_4outbit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="d_flipflop_4outbit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="d_flipflop_4outbit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="d_flipflop_4outbit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="d_flipflop_4outbit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="d_flipflop_4outbit.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="d_flipflop_4outbit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="d_flipflop_4outbit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="d_flipflop_4outbit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="d_flipflop_4outbit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="d_flipflop_4outbit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="d_flipflop_4outbit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="d_flipflop_4outbit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="d_flipflop_4outbit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="d_flipflop_4outbit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="d_flipflop_4outbit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="d_flipflop_4outbit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="d_flipflop_4outbit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="d_flipflop_4outbit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="d_flipflop_4outbit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1653419183" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1653419183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653419183" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5332971603156468044" xil_pn:start_ts="1653419183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653419183" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1227581107796497725" xil_pn:start_ts="1653419183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653419183" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1653419183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653419183" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="755798604310945654" xil_pn:start_ts="1653419183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653420048" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1653420048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653420048" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7442820716402151347" xil_pn:start_ts="1653420048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653420054" xil_pn:in_ck="7164067330081024409" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2111222985031663118" xil_pn:start_ts="1653420048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="d_flipflop_4outbit.lso"/>
      <outfile xil_pn:name="d_flipflop_4outbit.ngc"/>
      <outfile xil_pn:name="d_flipflop_4outbit.ngr"/>
      <outfile xil_pn:name="d_flipflop_4outbit.prj"/>
      <outfile xil_pn:name="d_flipflop_4outbit.stx"/>
      <outfile xil_pn:name="d_flipflop_4outbit.syr"/>
      <outfile xil_pn:name="d_flipflop_4outbit.xst"/>
      <outfile xil_pn:name="d_flipflop_4outbit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1653420126" xil_pn:in_ck="7164067330081023157" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6481449010785284897" xil_pn:start_ts="1653420126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653420130" xil_pn:in_ck="-7116599935762251420" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4004815201841336644" xil_pn:start_ts="1653420126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="d_flipflop_4outbit.bld"/>
      <outfile xil_pn:name="d_flipflop_4outbit.ngd"/>
      <outfile xil_pn:name="d_flipflop_4outbit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1653420137" xil_pn:in_ck="4101784464983089189" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1653420130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="d_flipflop_4outbit.pcf"/>
      <outfile xil_pn:name="d_flipflop_4outbit_map.map"/>
      <outfile xil_pn:name="d_flipflop_4outbit_map.mrp"/>
      <outfile xil_pn:name="d_flipflop_4outbit_map.ncd"/>
      <outfile xil_pn:name="d_flipflop_4outbit_map.ngm"/>
      <outfile xil_pn:name="d_flipflop_4outbit_map.xrpt"/>
      <outfile xil_pn:name="d_flipflop_4outbit_summary.xml"/>
      <outfile xil_pn:name="d_flipflop_4outbit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1653420147" xil_pn:in_ck="-8884961652151606402" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1653420137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="d_flipflop_4outbit.ncd"/>
      <outfile xil_pn:name="d_flipflop_4outbit.pad"/>
      <outfile xil_pn:name="d_flipflop_4outbit.par"/>
      <outfile xil_pn:name="d_flipflop_4outbit.ptwx"/>
      <outfile xil_pn:name="d_flipflop_4outbit.unroutes"/>
      <outfile xil_pn:name="d_flipflop_4outbit.xpi"/>
      <outfile xil_pn:name="d_flipflop_4outbit_pad.csv"/>
      <outfile xil_pn:name="d_flipflop_4outbit_pad.txt"/>
      <outfile xil_pn:name="d_flipflop_4outbit_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1653420175" xil_pn:in_ck="7164067330081015532" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1653420167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="d_flipflop_4outbit.bgn"/>
      <outfile xil_pn:name="d_flipflop_4outbit.bit"/>
      <outfile xil_pn:name="d_flipflop_4outbit.drc"/>
      <outfile xil_pn:name="d_flipflop_4outbit.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1653420147" xil_pn:in_ck="-985430536637741919" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1653420143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="d_flipflop_4outbit.twr"/>
      <outfile xil_pn:name="d_flipflop_4outbit.twx"/>
    </transform>
  </transforms>

</generated_project>
