\doxysection{DMA\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_d_m_a___type_def}{}\label{struct_d_m_a___type_def}\index{DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}
\end{DoxyCompactItemize}


\label{doc-variable-members}
\Hypertarget{struct_d_m_a___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}\index{DMA\_TypeDef@{DMA\_TypeDef}!HIFCR@{HIFCR}}
\index{HIFCR@{HIFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HIFCR}{HIFCR}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HIFCR}

DMA high interrupt flag clear register, Address offset\+: 0x0C \Hypertarget{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}\index{DMA\_TypeDef@{DMA\_TypeDef}!HISR@{HISR}}
\index{HISR@{HISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HISR}{HISR}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HISR}

DMA high interrupt status register, Address offset\+: 0x04 \Hypertarget{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}\index{DMA\_TypeDef@{DMA\_TypeDef}!LIFCR@{LIFCR}}
\index{LIFCR@{LIFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LIFCR}{LIFCR}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LIFCR}

DMA low interrupt flag clear register, Address offset\+: 0x08 \Hypertarget{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}\index{DMA\_TypeDef@{DMA\_TypeDef}!LISR@{LISR}}
\index{LISR@{LISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LISR}{LISR}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LISR}

DMA low interrupt status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
