Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 14 20:50:10 2021
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_top_control_sets_placed.rpt
| Design       : calculator_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              38 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             123 |           57 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------------------------------+-----------------------------------------+------------------+----------------+
|       Clock Signal       |                  Enable Signal                  |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------------+-------------------------------------------------+-----------------------------------------+------------------+----------------+
|  u_clk_div/inst/clk_out1 | u_calculator_display/u_led_display/cnt_1        | u_calculator_hex/u_calculator_alu/AR[0] |                2 |              8 |
|  u_clk_div/inst/clk_out1 | u_calculator_hex/alu_op1[7]_i_1_n_0             | u_calculator_hex/u_calculator_alu/AR[0] |                8 |             16 |
|  u_clk_div/inst/clk_out1 | u_calculator_hex/done                           | u_calculator_hex/u_calculator_alu/AR[0] |               11 |             32 |
|  u_clk_div/inst/clk_out1 | u_calculator_hex/u_calculator_alu/E[0]          | u_calculator_hex/u_calculator_alu/AR[0] |               10 |             32 |
|  u_clk_div/inst/clk_out1 | u_calculator_hex/u_calculator_alu/started_reg_0 | u_calculator_hex/u_calculator_alu/AR[0] |               26 |             35 |
|  u_clk_div/inst/clk_out1 |                                                 | u_calculator_hex/u_calculator_alu/AR[0] |               18 |             38 |
+--------------------------+-------------------------------------------------+-----------------------------------------+------------------+----------------+


