{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693255086630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693255086635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 17:38:06 2023 " "Processing started: Mon Aug 28 17:38:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693255086635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255086635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais -c MI-CircuitosDigitais " "Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais -c MI-CircuitosDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255086635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693255086848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693255086848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_autenticacao.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_autenticacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_autenticacao " "Found entity 1: circuito_autenticacao" {  } { { "circuito_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_autenticacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl " "Found entity 1: pbl" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_funcionalidade.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_funcionalidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_funcionalidade " "Found entity 1: circuito_funcionalidade" {  } { { "circuito_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_funcionalidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_seletor_saidas.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_seletor_saidas.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_seletor_saidas " "Found entity 1: circuito_seletor_saidas" {  } { { "circuito_seletor_saidas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_saidas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_codificador_funcionalidade.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_codificador_funcionalidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_codificador_funcionalidade " "Found entity 1: circuito_codificador_funcionalidade" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_comparador_funcionalidade.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_comparador_funcionalidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_comparador_funcionalidade " "Found entity 1: circuito_comparador_funcionalidade" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_comparador_autenticacao.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_comparador_autenticacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_comparador_autenticacao " "Found entity 1: circuito_comparador_autenticacao" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_terminais.v 1 1 " "Found 1 design units, including 1 entities, in source file seletor_terminais.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_terminais " "Found entity 1: seletor_terminais" {  } { { "seletor_terminais.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/seletor_terminais.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_leds " "Found entity 1: decodificador_leds" {  } { { "decodificador_leds.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/decodificador_leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_matriz " "Found entity 1: decodificador_matriz" {  } { { "decodificador_matriz.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/decodificador_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_seletor_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_seletor_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_seletor_7seg " "Found entity 1: circuito_seletor_7seg" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_7Seg " "Found entity 1: decodificador_7Seg" {  } { { "decodificador_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/decodificador_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_7seg_f2.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_7seg_f2.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_7seg_f2 " "Found entity 1: circuito_7seg_f2" {  } { { "circuito_7seg_f2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_7seg_f2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693255092732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092732 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_and_B_and_C_and_ND_and_F_and_E circuito_comparador_funcionalidade.v(38) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(38): created implicit net for \"A_and_B_and_C_and_ND_and_F_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693255092732 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA_and_NB_and_NC_and_ND_and_NF_and_NE_or_NA_and_NB_and_C_and_ND_and_NF_and_E circuito_comparador_funcionalidade.v(43) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(43): created implicit net for \"NA_and_NB_and_NC_and_ND_and_NF_and_NE_or_NA_and_NB_and_C_and_ND_and_NF_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693255092732 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA_and_B_and_NC_and_ND_and_F_and_NE_or_NA_and_B_and_C_and_ND_and_F_and_E circuito_comparador_funcionalidade.v(44) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(44): created implicit net for \"NA_and_B_and_NC_and_ND_and_F_and_NE_or_NA_and_B_and_C_and_ND_and_F_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693255092732 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA_and_B_and_C_and_ND_and_F_and_E_or_NA_and_B_and_C_and_ND_and_F_and_E circuito_comparador_funcionalidade.v(45) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(45): created implicit net for \"NA_and_B_and_C_and_ND_and_F_and_E_or_NA_and_B_and_C_and_ND_and_F_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693255092732 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_and_B_and_NC_and_D_and_F_and_NE_or_A_and_B_and_C_and_D_and_F_and_E circuito_comparador_funcionalidade.v(46) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(46): created implicit net for \"A_and_B_and_NC_and_D_and_F_and_NE_or_A_and_B_and_C_and_D_and_F_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693255092732 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA_and_NB_and_NC_and_ND_and_NF_and_NE_or_NA_and_NB_and_C_and_ND_and_NF_and_E__or__NA_and_B_and_NC_and_ND_and_F_and_NE_or_NA_and_B_and_C_and_ND_and_F_and_E circuito_comparador_funcionalidade.v(49) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(49): created implicit net for \"NA_and_NB_and_NC_and_ND_and_NF_and_NE_or_NA_and_NB_and_C_and_ND_and_NF_and_E__or__NA_and_B_and_NC_and_ND_and_F_and_NE_or_NA_and_B_and_C_and_ND_and_F_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693255092732 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA_and_B_and_C_and_ND_and_F_and_E_or_NA_and_B_and_C_and_ND_and_F_and_E__or__A_and_B_and_NC_and_D_and_F_and_NE_or_A_and_B_and_C_and_D_and_F_and_E circuito_comparador_funcionalidade.v(50) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(50): created implicit net for \"NA_and_B_and_C_and_ND_and_F_and_E_or_NA_and_B_and_C_and_ND_and_F_and_E__or__A_and_B_and_NC_and_D_and_F_and_NE_or_A_and_B_and_C_and_D_and_F_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693255092732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_comparador_funcionalidade " "Elaborating entity \"circuito_comparador_funcionalidade\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693255092749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693255092883 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693255092883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693255092883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693255092883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693255092911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 17:38:12 2023 " "Processing ended: Mon Aug 28 17:38:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693255092911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693255092911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693255092911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693255092911 ""}
