Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Aug 11 14:29:22 2023
| Host         : LAPTOP-E53NDBK1 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ChipTop_utilization_synth.rpt -pb ChipTop_utilization_synth.pb
| Design       : ChipTop
| Device       : xczu3egsbva484-1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 48715 |     0 |     70560 | 69.04 |
|   LUT as Logic             | 46366 |     0 |     70560 | 65.71 |
|   LUT as Memory            |  2349 |     0 |     28800 |  8.16 |
|     LUT as Distributed RAM |  2348 |     0 |           |       |
|     LUT as Shift Register  |     1 |     0 |           |       |
| CLB Registers              | 21063 |     0 |    141120 | 14.93 |
|   Register as Flip Flop    | 21062 |     0 |    141120 | 14.92 |
|   Register as Latch        |     1 |     0 |    141120 | <0.01 |
| CARRY8                     |  1139 |     0 |      8820 | 12.91 |
| F7 Muxes                   |  1483 |     0 |     35280 |  4.20 |
| F8 Muxes                   |    96 |     0 |     17640 |  0.54 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 10    |          Yes |           - |          Set |
| 114   |          Yes |           - |        Reset |
| 207   |          Yes |         Set |            - |
| 20732 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 139.5 |     0 |       216 | 64.58 |
|   RAMB36/FIFO*    |   113 |     0 |       216 | 52.31 |
|     RAMB36E2 only |   113 |       |           |       |
|   RAMB18          |    53 |     0 |       432 | 12.27 |
|     RAMB18E2 only |    53 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+--------+
|  Site Type | Used | Fixed | Available |  Util% |
+------------+------+-------+-----------+--------+
| Bonded IOB |  362 |     0 |        82 | 441.46 |
+------------+------+-------+-----------+--------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       196 |  1.53 |
|   BUFGCE             |    3 |     0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 24080 |                 CLB |
| FDRE     | 20732 |            Register |
| LUT5     | 10025 |                 CLB |
| LUT4     |  7598 |                 CLB |
| LUT3     |  6479 |                 CLB |
| LUT2     |  4442 |                 CLB |
| RAMD32   |  3230 |                 CLB |
| MUXF7    |  1483 |                 CLB |
| CARRY8   |  1139 |                 CLB |
| RAMD64E  |   444 |                 CLB |
| RAMS32   |   442 |                 CLB |
| LUT1     |   262 |                 CLB |
| OBUF     |   239 |                 I/O |
| FDSE     |   207 |            Register |
| INBUF    |   123 |                 I/O |
| IBUFCTRL |   123 |              Others |
| RAMB36E2 |   113 |            BLOCKRAM |
| FDCE     |   113 |            Register |
| MUXF8    |    96 |                 CLB |
| RAMB18E2 |    53 |            BLOCKRAM |
| FDPE     |    10 |            Register |
| BUFGCE   |     3 |               Clock |
| SRL16E   |     1 |                 CLB |
| LDCE     |     1 |            Register |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


