//This file is generated automaticly, please do not edit it manually
#ifndef __SYS_MEM_MAP__H__
#define __SYS_MEM_MAP__H__


#define MAP_BASE_ILM                           0x00000000  
#define MAP_BASE_CPU1_ILM                      0x00020000  
#define MAP_BASE_DLM                           0x00200000  
#define MAP_BASE_CPU1_DLM                      0x00220000  
#define MAP_BASE_FAST_GPIO                     0x00300000  
#define MAP_BASE_CPU0_ILM_SLV                  0x00000000  
#define MAP_BASE_CPU1_ILM_SLV                  0x00020000  
#define MAP_BASE_CPU0_DLM_SLV                  0x00200000  
#define MAP_BASE_CPU1_DLM_SLV                  0x00220000  
#define MAP_BASE_CPU0_ILM_SLV_ALS              0x011C0000  
#define MAP_BASE_CPU0_DLM_SLV_ALS              0x011E0000  
#define MAP_BASE_XRAM0                         0x01200000  
#define MAP_BASE_CPU1_ILM_SLV_ALS              0x01240000  
#define MAP_BASE_CPU1_DLM_SLV_ALS              0x01260000  
#define MAP_BASE_ROM                           0x20000000  
#define MAP_BASE_PLDM                          0x30000000  
#define MAP_BASE_GPV_MAIN                      0x30100000  
#define MAP_BASE_GPV_FAST                      0x3FF00000  
#define MAP_BASE_DRAM                          0x40000000  
#define MAP_BASE_XPI0                          0x80000000  
#define MAP_BASE_PLIC                          0xE4000000  
#define MAP_BASE_MCH_TMR                       0xE6000000  
#define MAP_BASE_PLIC_SW                       0xE6400000  
#define MAP_BASE_TMR0                          0xF0000000  
#define MAP_BASE_TMR1                          0xF0004000  
#define MAP_BASE_TMR2                          0xF0008000  
#define MAP_BASE_TMR3                          0xF000C000  
#define MAP_BASE_URT0                          0xF0040000  
#define MAP_BASE_URT1                          0xF0044000  
#define MAP_BASE_URT2                          0xF0048000  
#define MAP_BASE_URT3                          0xF004C000  
#define MAP_BASE_URT4                          0xF0050000  
#define MAP_BASE_URT5                          0xF0054000  
#define MAP_BASE_URT6                          0xF0058000  
#define MAP_BASE_URT7                          0xF005C000  
#define MAP_BASE_I2C0                          0xF0060000  
#define MAP_BASE_I2C1                          0xF0064000  
#define MAP_BASE_I2C2                          0xF0068000  
#define MAP_BASE_I2C3                          0xF006C000  
#define MAP_BASE_SPI0                          0xF0070000  
#define MAP_BASE_SPI1                          0xF0074000  
#define MAP_BASE_SPI2                          0xF0078000  
#define MAP_BASE_SPI3                          0xF007C000  
#define MAP_BASE_CRC                           0xF0080000  
#define MAP_BASE_TEMPSNS                       0xF0090000  
#define MAP_BASE_MBX0_A                        0xF00A0000  
#define MAP_BASE_MBX0_B                        0xF00A4000  
#define MAP_BASE_MBX1_A                        0xF00A8000  
#define MAP_BASE_MBX1_B                        0xF00AC000  
#define MAP_BASE_WDG0                          0xF00B0000  
#define MAP_BASE_WDG1                          0xF00B4000  
#define MAP_BASE_WDG2                          0xF00B8000  
#define MAP_BASE_WDG3                          0xF00BC000  
#define MAP_BASE_MISC                          0xF00C0000  
#define MAP_BASE_DMA_MUX                       0xF00C4000  
#define MAP_BASE_HDMA                          0xF00C8000  
#define MAP_BASE_PPI_REG                       0xF00CC000  
#define MAP_BASE_GPIO0                         0xF00D0000  
#define MAP_BASE_GPIO1                         0xF00D4000  
#define MAP_BASE_GPIO_MAN                      0xF00D8000  
#define MAP_BASE_LOBS                          0xF00DC000  
#define MAP_BASE_ADC0                          0xF0100000  
#define MAP_BASE_ADC1                          0xF0104000  
#define MAP_BASE_ADC2                          0xF0108000  
#define MAP_BASE_ADC3                          0xF010C000  
#define MAP_BASE_DAC0                          0xF0120000  
#define MAP_BASE_DAC1                          0xF0124000  
#define MAP_BASE_OPAMP0                        0xF0128000  
#define MAP_BASE_OPAMP1                        0xF012C000  
#define MAP_BASE_ACMP0                         0xF0130000  
#define MAP_BASE_ACMP1                         0xF0134000  
#define MAP_BASE_ACMP2                         0xF0138000  
#define MAP_BASE_ACMP3                         0xF013C000  
#define MAP_BASE_I2S0                          0xF0140000  
#define MAP_BASE_I2S1                          0xF0144000  
#define MAP_BASE_I2SCLASSD                     0xF0150000  
#define MAP_BASE_I2SPDM                        0xF0154000  
#define MAP_BASE_HRAM                          0xF0200000  
#define MAP_BASE_CAN0                          0xF0300000  
#define MAP_BASE_CAN1                          0xF0304000  
#define MAP_BASE_CAN2                          0xF0308000  
#define MAP_BASE_CAN3                          0xF030C000  
#define MAP_BASE_PTPC                          0xF037C000  
#define MAP_BASE_QEI0                          0xF0400000  
#define MAP_BASE_QEI1                          0xF0404000  
#define MAP_BASE_QEO0                          0xF0410000  
#define MAP_BASE_QEO1                          0xF0414000  
#define MAP_BASE_PWM0                          0xF0420000  
#define MAP_BASE_PWM1                          0xF0424000  
#define MAP_BASE_PWM2                          0xF0428000  
#define MAP_BASE_PWM3                          0xF042C000  
#define MAP_BASE_RDC0                          0xF0440000  
#define MAP_BASE_SDM0                          0xF0450000  
#define MAP_BASE_SDM1                          0xF0454000  
#define MAP_BASE_PLB                           0xF0460000  
#define MAP_BASE_SYNT                          0xF0464000  
#define MAP_BASE_SEI                           0xF0470000  
#define MAP_BASE_MOT_GPR                       0xF047C000  
#define MAP_BASE_MTG0                          0xF0490000  
#define MAP_BASE_VSC0                          0xF04A0000  
#define MAP_BASE_CLC0                          0xF04B0000  
#define MAP_BASE_ENET0                         0xF1400000  
#define MAP_BASE_NTM0                          0xF1410000  
#define MAP_BASE_USB0                          0xF1420000  
#define MAP_BASE_XPI0_REG                      0xF3000000  
#define MAP_BASE_DRAM_REG                      0xF300C000  
#define MAP_BASE_XDMA                          0xF3100000  
#define MAP_BASE_ROMC_REG                      0xF3104000  
#define MAP_BASE_FFA                           0xF3108000  
#define MAP_BASE_SDP                           0xF3140000  
#define MAP_BASE_PSEC                          0xF3144000  
#define MAP_BASE_PMON                          0xF3148000  
#define MAP_BASE_RNG                           0xF314C000  
#define MAP_BASE_KMAN                          0xF3154000  
#define MAP_BASE_FUSE                          0xF3158000  
#define MAP_BASE_SYS_CTRL                      0xF4000000  
#define MAP_BASE_IOC                           0xF4040000  
#define MAP_BASE_PLL_TOP                       0xF40C0000  
#define MAP_BASE_PMIC_POR                      0xF4100000  
#define MAP_BASE_PMU                           0xF4104000  
#define MAP_BASE_PMIC_IOC                      0xF4118000  
#define MAP_BASE_PMIC_GPIO                     0xF411C000  
#define MAP_BASE_PMIC_TMR                      0xF4120000  
#define MAP_BASE_PMIC_URT                      0xF4124000  
#define MAP_BASE_PMIC_WDG                      0xF4128000  
#define MAP_BASE_PMIC_DGO                      0xF4134000  
#define MAP_BASE_PMIC_GPR0                     0xF4138000  
#define MAP_BASE_PMIC_GPR1                     0xF413C000  
#define MAP_BASE_PPI                           0xF8000000  


//Used by files from SDK: hpm_plic_drv.h, hpm_interrupt.h 
#define HPM_PLIC_BASE    MAP_BASE_PLIC 
#define HPM_PLICSW_BASE  MAP_BASE_PLIC_SW 


#define IRQ_INDEX_GPIO0_A             1       
#define IRQ_INDEX_GPIO0_B             2       
#define IRQ_INDEX_GPIO0_C             3       
#define IRQ_INDEX_GPIO0_D             4       
#define IRQ_INDEX_GPIO0_E             5       
#define IRQ_INDEX_GPIO0_F             6       
#define IRQ_INDEX_GPIO0_V             7       
#define IRQ_INDEX_GPIO0_W             8       
#define IRQ_INDEX_GPIO0_X             9       
#define IRQ_INDEX_GPIO0_Y             10      
#define IRQ_INDEX_GPIO0_Z             11      
#define IRQ_INDEX_GPIO1_A             12      
#define IRQ_INDEX_GPIO1_B             13      
#define IRQ_INDEX_GPIO1_C             14      
#define IRQ_INDEX_GPIO1_D             15      
#define IRQ_INDEX_GPIO1_E             16      
#define IRQ_INDEX_GPIO1_F             17      
#define IRQ_INDEX_GPIO1_V             18      
#define IRQ_INDEX_GPIO1_W             19      
#define IRQ_INDEX_GPIO1_X             20      
#define IRQ_INDEX_GPIO1_Y             21      
#define IRQ_INDEX_GPIO1_Z             22      
#define IRQ_INDEX_TMR0                23      
#define IRQ_INDEX_TMR1                24      
#define IRQ_INDEX_TMR2                25      
#define IRQ_INDEX_TMR3                26      
#define IRQ_INDEX_URT0                27      
#define IRQ_INDEX_URT1                28      
#define IRQ_INDEX_URT2                29      
#define IRQ_INDEX_URT3                30      
#define IRQ_INDEX_URT4                31      
#define IRQ_INDEX_URT5                32      
#define IRQ_INDEX_URT6                33      
#define IRQ_INDEX_URT7                34      
#define IRQ_INDEX_I2C0                35      
#define IRQ_INDEX_I2C1                36      
#define IRQ_INDEX_I2C2                37      
#define IRQ_INDEX_I2C3                38      
#define IRQ_INDEX_SPI0                39      
#define IRQ_INDEX_SPI1                40      
#define IRQ_INDEX_SPI2                41      
#define IRQ_INDEX_SPI3                42      
#define IRQ_INDEX_TSNS                43      
#define IRQ_INDEX_MBX0_CA             44      
#define IRQ_INDEX_MBX0_CB             45      
#define IRQ_INDEX_MBX1_CA             46      
#define IRQ_INDEX_MBX1_CB             47      
#define IRQ_INDEX_WDG0                48      
#define IRQ_INDEX_WDG1                49      
#define IRQ_INDEX_WDG2                50      
#define IRQ_INDEX_WDG3                51      
#define IRQ_INDEX_HDMA                52      
#define IRQ_INDEX_LOBS                53      
#define IRQ_INDEX_ADC0                54      
#define IRQ_INDEX_ADC1                55      
#define IRQ_INDEX_ADC2                56      
#define IRQ_INDEX_ADC3                57      
#define IRQ_INDEX_DAC0                58      
#define IRQ_INDEX_DAC1                59      
#define IRQ_INDEX_ACMP0_0             60      
#define IRQ_INDEX_ACMP0_1             61      
#define IRQ_INDEX_ACMP1_0             62      
#define IRQ_INDEX_ACMP1_1             63      
#define IRQ_INDEX_ACMP2_0             64      
#define IRQ_INDEX_ACMP2_1             65      
#define IRQ_INDEX_ACMP3_0             66      
#define IRQ_INDEX_ACMP3_1             67      
#define IRQ_INDEX_I2S0                68      
#define IRQ_INDEX_I2S1                69      
#define IRQ_INDEX_I2SCLASSD           70      
#define IRQ_INDEX_I2SPDM              71      
#define IRQ_INDEX_CAN0                72      
#define IRQ_INDEX_CAN1                73      
#define IRQ_INDEX_CAN2                74      
#define IRQ_INDEX_CAN3                75      
#define IRQ_INDEX_PTPC                76      
#define IRQ_INDEX_QEI0                77      
#define IRQ_INDEX_QEI1                78      
#define IRQ_INDEX_PWM0                79      
#define IRQ_INDEX_PWM1                80      
#define IRQ_INDEX_PWM2                81      
#define IRQ_INDEX_PWM3                82      
#define IRQ_INDEX_RDC0                83      
#define IRQ_INDEX_SDM0                84      
#define IRQ_INDEX_SDM1                85      
#define IRQ_INDEX_SEI_0               86      
#define IRQ_INDEX_SEI_1               87      
#define IRQ_INDEX_MTG0                88      
#define IRQ_INDEX_VSC0                89      
#define IRQ_INDEX_CLC0_0              90      
#define IRQ_INDEX_CLC0_1              91      
#define IRQ_INDEX_TRGMUX0             92      
#define IRQ_INDEX_TRGMUX1             93      
#define IRQ_INDEX_ENET0               94      
#define IRQ_INDEX_NTM0                95      
#define IRQ_INDEX_USB0                96      
#define IRQ_INDEX_XPI0                97      
#define IRQ_INDEX_DRAM                98      
#define IRQ_INDEX_PPI                 99      
#define IRQ_INDEX_XDMA                100     
#define IRQ_INDEX_FFA                 101     
#define IRQ_INDEX_SDP                 102     
#define IRQ_INDEX_RNG                 103     
#define IRQ_INDEX_SEC_EVENT           104     
#define IRQ_INDEX_PMIC_GPIO           105     
#define IRQ_INDEX_PMIC_WDG            106     
#define IRQ_INDEX_PMIC_TMR            107     
#define IRQ_INDEX_PMIC_URT            108     
#define IRQ_INDEX_FUSE                109     
#define IRQ_INDEX_SECMON              110     
#define IRQ_INDEX_PAD_WAKEUP          111     
#define IRQ_INDEX_BROWNOUT            112     
#define IRQ_INDEX_CLK_FAIL            113     
#define IRQ_INDEX_CPU0                114     
#define IRQ_INDEX_CPU1                115     
#define IRQ_INDEX_DEBUG0              116     
#define IRQ_INDEX_DEBUG1              117     


#define DMA_INDEX_SPI0_RX             0       
#define DMA_INDEX_SPI0_TX             1       
#define DMA_INDEX_SPI1_RX             2       
#define DMA_INDEX_SPI1_TX             3       
#define DMA_INDEX_SPI2_RX             4       
#define DMA_INDEX_SPI2_TX             5       
#define DMA_INDEX_SPI3_RX             6       
#define DMA_INDEX_SPI3_TX             7       
#define DMA_INDEX_URT0_RX             8       
#define DMA_INDEX_URT0_TX             9       
#define DMA_INDEX_URT1_RX             10      
#define DMA_INDEX_URT1_TX             11      
#define DMA_INDEX_URT2_RX             12      
#define DMA_INDEX_URT2_TX             13      
#define DMA_INDEX_URT3_RX             14      
#define DMA_INDEX_URT3_TX             15      
#define DMA_INDEX_URT4_RX             16      
#define DMA_INDEX_URT4_TX             17      
#define DMA_INDEX_URT5_RX             18      
#define DMA_INDEX_URT5_TX             19      
#define DMA_INDEX_URT6_RX             20      
#define DMA_INDEX_URT6_TX             21      
#define DMA_INDEX_URT7_RX             22      
#define DMA_INDEX_URT7_TX             23      
#define DMA_INDEX_I2C0                24      
#define DMA_INDEX_I2C1                25      
#define DMA_INDEX_I2C2                26      
#define DMA_INDEX_I2C3                27      
#define DMA_INDEX_CAN0                28      
#define DMA_INDEX_CAN1                29      
#define DMA_INDEX_CAN2                30      
#define DMA_INDEX_CAN3                31      
#define DMA_INDEX_I2S0_RX             32      
#define DMA_INDEX_I2S0_TX             33      
#define DMA_INDEX_I2S1_RX             34      
#define DMA_INDEX_I2S1_TX             35      
#define DMA_INDEX_TMR0_0              36      
#define DMA_INDEX_TMR0_1              37      
#define DMA_INDEX_TMR0_2              38      
#define DMA_INDEX_TMR0_3              39      
#define DMA_INDEX_TMR1_0              40      
#define DMA_INDEX_TMR1_1              41      
#define DMA_INDEX_TMR1_2              42      
#define DMA_INDEX_TMR1_3              43      
#define DMA_INDEX_TMR2_0              44      
#define DMA_INDEX_TMR2_1              45      
#define DMA_INDEX_TMR2_2              46      
#define DMA_INDEX_TMR2_3              47      
#define DMA_INDEX_TMR3_0              48      
#define DMA_INDEX_TMR3_1              49      
#define DMA_INDEX_TMR3_2              50      
#define DMA_INDEX_TMR3_3              51      
#define DMA_INDEX_MOT_0               52      
#define DMA_INDEX_MOT_1               53      
#define DMA_INDEX_MOT_2               54      
#define DMA_INDEX_MOT_3               55      
#define DMA_INDEX_MOT_4               56      
#define DMA_INDEX_MOT_5               57      
#define DMA_INDEX_MOT_6               58      
#define DMA_INDEX_MOT_7               59      
#define DMA_INDEX_ACMP0_0             60      
#define DMA_INDEX_ACMP0_1             61      
#define DMA_INDEX_ACMP1_0             62      
#define DMA_INDEX_ACMP1_1             63      
#define DMA_INDEX_ACMP2_0             64      
#define DMA_INDEX_ACMP2_1             65      
#define DMA_INDEX_ACMP3_0             66      
#define DMA_INDEX_ACMP3_1             67      
#define DMA_INDEX_DAC0                68      
#define DMA_INDEX_DAC1                69      
#define DMA_INDEX_XPI0_RX             70      
#define DMA_INDEX_XPI0_TX             71      


#define SIZE_ILM                           0x20000     
#define SIZE_CPU1_ILM                      0x20000     
#define SIZE_DLM                           0x20000     
#define SIZE_CPU1_DLM                      0x20000     
#define SIZE_CPU0_ILM_SLV                  0x20000     
#define SIZE_CPU1_ILM_SLV                  0x20000     
#define SIZE_CPU0_DLM_SLV                  0x20000     
#define SIZE_CPU1_DLM_SLV                  0x20000     
#define SIZE_CPU0_ILM_SLV_ALS              0x20000     
#define SIZE_CPU0_DLM_SLV_ALS              0x20000     
#define SIZE_XRAM0                         0x40000     
#define SIZE_CPU1_ILM_SLV_ALS              0x20000     
#define SIZE_CPU1_DLM_SLV_ALS              0x20000     
#define SIZE_ROM                           0x30000     
#define SIZE_DRAM                          0x40000000  
#define SIZE_XPI0                          0xff00000   
#define SIZE_MISC                          0x4000      
#define SIZE_HRAM                          0x8000      
#define SIZE_FUSE                          0x4000      


#define MAP_BASE_CVC   (MAP_BASE_MISC)

#endif //__SYS_MEM_MAP__H__
