Command: vcs -full64 -f filelist.f -R +v2k -debug -timescale=1ns/1ns -fsdb -l com.log \
+incdir+/home/ICer/myprj/rv32e_debug/src

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-fsdb' will be deprecated in a future release.  Please use 
  '-debug_acc+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Thu Dec 28 16:59:19 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../src/ysyx_23060072_alu.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_alu.v'.
Parsing design file '../src/ysyx_23060072_clint.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_clint.v'.
Parsing design file '../src/ysyx_23060072_controller.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_controller.v'.
Parsing design file '../src/ysyx_23060072_core.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_core.v'.
Parsing design file '../src/ysyx_23060072_decoder.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_decoder.v'.
Parsing design file '../src/ysyx_23060072_define.v'
Parsing design file '../src/ysyx_23060072_ex_stage.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_ex_stage.v'.
Parsing design file '../src/ysyx_23060072_forward.v'
Parsing design file '../src/ysyx_23060072_id_stage.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_id_stage.v'.
Parsing design file '../src/ysyx_23060072_if_stage.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_if_stage.v'.
Parsing design file '../src/ysyx_23060072_IFU.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_IFU.v'.
Parsing design file '../src/ysyx_23060072_lsu_stage.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_lsu_stage.v'.
Parsing design file '../src/ysyx_23060072_LSU.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_LSU.v'.
Parsing design file '../src/ysyx_23060072_regfile.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_regfile.v'.
Parsing design file '../src/ysyx_23060072_simple_bpu.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_simple_bpu.v'.
Parsing design file '../src/ysyx_23060072_wb_stage.v'
Parsing included file '/home/ICer/myprj/rv32e_debug/src/ysyx_23060072_define.v'.
Back to file '../src/ysyx_23060072_wb_stage.v'.
Parsing design file '../tb/ysyx_23060072_tb.v'
Top Level Modules:
       ysyx_23060072_tb
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
../src/ysyx_23060072_ex_stage.v, 77
ysyx_23060072_ex_stage, "ysyx_23060072_clint clint( .clk (clk),  .rst_n (rst_n),  .pc_i (pc_i),  .csr_opcode_i (csr_opcode_i),  .csr_addr_i (csr_addr_i),  .operand_a_i (operand_a),  .operand_b_i (operand_b),  .clint_hold_flag_o (clint_hold_flag_o),  .clint_jump_pc_o (clint_jump_pc_o),  .clint_jump_flag_o (clint_jump_flag_o),  .csr_wb_wdata_o (csr_rdata),  .csr_wb_flag_o (csr_wb_flag));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[IWNF] Implicit wire has no fanin
../src/ysyx_23060072_core.v, 217
  Implicit wire 'lsu2wb_load_flag' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
../src/ysyx_23060072_core.v, 223
  Implicit wire 'ex2lsu_wb_data' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
../src/ysyx_23060072_core.v, 224
  Implicit wire 'lsu2wb_wb_data' does not have any driver, please make sure 
  this is intended.


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_core.v, 91
"ysyx_23060072_id_stage id_stage( .clk (clk),  .rst_n (rst_n),  .instr_rdata_i (if2id_instr_rdata),  .pc_i (if2id_pc),  .timer_interrupt_i (if2id_timer_interrupt),  .id_hold_flag_i (ctrl2id_hold_flag),  .clean_flag_i (clean_flag),  .wb_flag_i (wb2id_wb_flag),  .wb_reg_addr_i (wb2id_wb_reg_addr),  .wb_reg_data_i (wb2id_wb_reg_data),  .pc_o (id2ex_pc),  .timer_interrupt_o (id2ex_timer_interrupt),  .operand_a_o (id2fw_operand_a),  .operand_b_o (id2fw_operand_b),  .operand_imm_o (id2ex_operand_imm),  .alu_op_o (id2ex_alu_op),  .csr_opcode_o (id2ex_csr_opcode),  .csr_addr_o (id2ex_csr_addr),  .load_flag_o (id2ex_load_flag),  .store_flag_o (id2ex_store_flag),  .LSU_type_o (id2ex_LSU_type),  .LSU_signed_o (id2ex_LSU_signed),  .wb_reg_waddr_o (id2ex_wb_reg_waddr ... "
  The following 1-bit expression is connected to 5-bit port "id2ex_rs1_addr_o"
  of module "ysyx_23060072_id_stage", instance "id_stage".
  Expression: id2fw_id_ex_rs1_addr
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_core.v, 91
"ysyx_23060072_id_stage id_stage( .clk (clk),  .rst_n (rst_n),  .instr_rdata_i (if2id_instr_rdata),  .pc_i (if2id_pc),  .timer_interrupt_i (if2id_timer_interrupt),  .id_hold_flag_i (ctrl2id_hold_flag),  .clean_flag_i (clean_flag),  .wb_flag_i (wb2id_wb_flag),  .wb_reg_addr_i (wb2id_wb_reg_addr),  .wb_reg_data_i (wb2id_wb_reg_data),  .pc_o (id2ex_pc),  .timer_interrupt_o (id2ex_timer_interrupt),  .operand_a_o (id2fw_operand_a),  .operand_b_o (id2fw_operand_b),  .operand_imm_o (id2ex_operand_imm),  .alu_op_o (id2ex_alu_op),  .csr_opcode_o (id2ex_csr_opcode),  .csr_addr_o (id2ex_csr_addr),  .load_flag_o (id2ex_load_flag),  .store_flag_o (id2ex_store_flag),  .LSU_type_o (id2ex_LSU_type),  .LSU_signed_o (id2ex_LSU_signed),  .wb_reg_waddr_o (id2ex_wb_reg_waddr ... "
  The following 1-bit expression is connected to 5-bit port "id2ex_rs2_addr_o"
  of module "ysyx_23060072_id_stage", instance "id_stage".
  Expression: id2fw_id_ex_rs2_addr
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_core.v, 124
"ysyx_23060072_ex_stage ex_stage( .clk (clk),  .rst_n (rst_n),  .pc_i (id2ex_pc),  .timer_interrupt_i (id2ex_timer_interrupt),  .operand_a_i (fw2ex_operand_a),  .operand_b_i (fw2ex_operand_b),  .operand_imm_i (id2ex_operand_imm),  .alu_op_i (id2ex_alu_op),  .csr_opcode_i (id2ex_csr_opcode),  .csr_addr_i (id2ex_csr_addr),  .load_flag_i (id2ex_load_flag),  .store_flag_i (id2ex_store_flag),  .LSU_type_i (id2ex_LSU_type),  .LSU_signed_i (id2ex_LSU_signed),  .wb_reg_waddr_i (id2ex_wb_reg_waddr),  .wb_flag_i (id2ex_wb_flag),  .multdiv_en_i (id2ex_multdiv_en),  .multdiv_opcode_i (id2ex_multdiv_opcode),  .ex_hold_flag_i (ctrl2ex_hold_flag),  .jump_flag_o (ex2ctrl_jump_flag),  .jump_pc_o (ex2ctrl_jump_pc),  .clint_hold_flag_o (ex2ctrl_clint_hold_flag),  .clint_ju ... "
  The following 32-bit expression is connected to 1-bit port "clint_jump_pc_o"
  of module "ysyx_23060072_ex_stage", instance "ex_stage".
  Expression: ex2ctrl_clint_jump_pc
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_core.v, 124
"ysyx_23060072_ex_stage ex_stage( .clk (clk),  .rst_n (rst_n),  .pc_i (id2ex_pc),  .timer_interrupt_i (id2ex_timer_interrupt),  .operand_a_i (fw2ex_operand_a),  .operand_b_i (fw2ex_operand_b),  .operand_imm_i (id2ex_operand_imm),  .alu_op_i (id2ex_alu_op),  .csr_opcode_i (id2ex_csr_opcode),  .csr_addr_i (id2ex_csr_addr),  .load_flag_i (id2ex_load_flag),  .store_flag_i (id2ex_store_flag),  .LSU_type_i (id2ex_LSU_type),  .LSU_signed_i (id2ex_LSU_signed),  .wb_reg_waddr_i (id2ex_wb_reg_waddr),  .wb_flag_i (id2ex_wb_flag),  .multdiv_en_i (id2ex_multdiv_en),  .multdiv_opcode_i (id2ex_multdiv_opcode),  .ex_hold_flag_i (ctrl2ex_hold_flag),  .jump_flag_o (ex2ctrl_jump_flag),  .jump_pc_o (ex2ctrl_jump_pc),  .clint_hold_flag_o (ex2ctrl_clint_hold_flag),  .clint_ju ... "
  The following 32-bit expression is connected to 5-bit port "wb_addr_o" of 
  module "ysyx_23060072_ex_stage", instance "ex_stage".
  Expression: ex2lsu_wb_addr
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_core.v, 163
"ysyx_23060072_lsu_stage lsu_stage( .clk (clk),  .rst_n (rst_n),  .wb_flag_i (ex2lsu_wb_flag),  .LSU_type_i (ex2lsu_LSU_type),  .store_flag_i (ex2lsu_store_flag),  .load_flag_i (ex2lsu_load_flag),  .LSU_signed_i (ex2lsu_LSU_sighed),  .wb_addr_i (ex2lsu_wb_addr),  .wb_data_i (ex2lsu_wb_data_ex),  .operand_a_i (ex2lsu_operand_a),  .operand_b_i (fw2lsu_operand_b),  .operand_imm_i (ex2lsu_operand_imm),  .wb_flag_o (lsu2wb_wb_flag),  .wb_addr_o (lsu2wb_wb_addr),  .wb_data_lsu_o (lsu2wb_wb_data_lsu),  .LSU_hold_flag_o (lsu2ctrl_LSU_hold_flag),  .load_flag_o (lsu2fw_load_flag));"
  The following 32-bit expression is connected to 5-bit port "wb_addr_i" of 
  module "ysyx_23060072_lsu_stage", instance "lsu_stage".
  Expression: ex2lsu_wb_addr
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_core.v, 183
"ysyx_23060072_wb_stage wb_stage( .clk (clk),  .rst_n (rst_n),  .wb_flag_i (lsu2wb_wb_flag),  .wb_addr_i (lsu2wb_wb_addr),  .wb_data_i (lsu2wb_wb_data_lsu),  .wb_flag_o (wb2id_wb_flag),  .wb_addr_o (wb2id_wb_reg_addr),  .wb_data_o (wb2id_wb_reg_data));"
  The following 5-bit expression is connected to 32-bit port "wb_addr_o" of 
  module "ysyx_23060072_wb_stage", instance "wb_stage".
  Expression: wb2id_wb_reg_addr
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_core.v, 212
"ysyx_23060072_forward forward( .id2ex_has_rs1 (id2fw_has_rs1),  .id2ex_has_rs2 (id2fw_has_rs2),  .ex2lsu_wb_flag (ex2lsu_wb_flag),  .lsu2wb_wb_flag (lsu2wb_wb_flag),  .lsu2wb_load_flag (lsu2wb_load_flag),  .ex2lsu_store_flag (ex2lsu_store_flag),  .ex2lsu_wb_addr (ex2lsu_wb_addr),  .lsu2wb_wb_addr (lsu2wb_wb_addr),  .id2ex_rs1_addr (id2fw_id_ex_rs1_addr),  .id2ex_rs2_addr (id2fw_id_ex_rs2_addr),  .ex2lsu_wb_data_ex (ex2lsu_wb_data),  .lsu2wb_wb_data_lsu (lsu2wb_wb_data),  .id2ex_operand_a (id2fw_operand_a),  .id2ex_operand_b (id2fw_operand_b),  .ex2lsu_operand_b (ex2lsu_operand_b),  .operand_a_ex_stage (fw2ex_operand_a),  .operand_b_ex_stage (fw2ex_operand_b),  .operand_b_lsu_stage (fw2lsu_operand_b));"
  The following 32-bit expression is connected to 5-bit port "ex2lsu_wb_addr" 
  of module "ysyx_23060072_forward", instance "forward".
  Expression: ex2lsu_wb_addr
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_core.v, 212
"ysyx_23060072_forward forward( .id2ex_has_rs1 (id2fw_has_rs1),  .id2ex_has_rs2 (id2fw_has_rs2),  .ex2lsu_wb_flag (ex2lsu_wb_flag),  .lsu2wb_wb_flag (lsu2wb_wb_flag),  .lsu2wb_load_flag (lsu2wb_load_flag),  .ex2lsu_store_flag (ex2lsu_store_flag),  .ex2lsu_wb_addr (ex2lsu_wb_addr),  .lsu2wb_wb_addr (lsu2wb_wb_addr),  .id2ex_rs1_addr (id2fw_id_ex_rs1_addr),  .id2ex_rs2_addr (id2fw_id_ex_rs2_addr),  .ex2lsu_wb_data_ex (ex2lsu_wb_data),  .lsu2wb_wb_data_lsu (lsu2wb_wb_data),  .id2ex_operand_a (id2fw_operand_a),  .id2ex_operand_b (id2fw_operand_b),  .ex2lsu_operand_b (ex2lsu_operand_b),  .operand_a_ex_stage (fw2ex_operand_a),  .operand_b_ex_stage (fw2ex_operand_b),  .operand_b_lsu_stage (fw2lsu_operand_b));"
  The following 1-bit expression is connected to 5-bit port "id2ex_rs1_addr" 
  of module "ysyx_23060072_forward", instance "forward".
  Expression: id2fw_id_ex_rs1_addr
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_core.v, 212
"ysyx_23060072_forward forward( .id2ex_has_rs1 (id2fw_has_rs1),  .id2ex_has_rs2 (id2fw_has_rs2),  .ex2lsu_wb_flag (ex2lsu_wb_flag),  .lsu2wb_wb_flag (lsu2wb_wb_flag),  .lsu2wb_load_flag (lsu2wb_load_flag),  .ex2lsu_store_flag (ex2lsu_store_flag),  .ex2lsu_wb_addr (ex2lsu_wb_addr),  .lsu2wb_wb_addr (lsu2wb_wb_addr),  .id2ex_rs1_addr (id2fw_id_ex_rs1_addr),  .id2ex_rs2_addr (id2fw_id_ex_rs2_addr),  .ex2lsu_wb_data_ex (ex2lsu_wb_data),  .lsu2wb_wb_data_lsu (lsu2wb_wb_data),  .id2ex_operand_a (id2fw_operand_a),  .id2ex_operand_b (id2fw_operand_b),  .ex2lsu_operand_b (ex2lsu_operand_b),  .operand_a_ex_stage (fw2ex_operand_a),  .operand_b_ex_stage (fw2ex_operand_b),  .operand_b_lsu_stage (fw2lsu_operand_b));"
  The following 1-bit expression is connected to 5-bit port "id2ex_rs2_addr" 
  of module "ysyx_23060072_forward", instance "forward".
  Expression: id2fw_id_ex_rs2_addr
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_core.v, 212
"ysyx_23060072_forward forward( .id2ex_has_rs1 (id2fw_has_rs1),  .id2ex_has_rs2 (id2fw_has_rs2),  .ex2lsu_wb_flag (ex2lsu_wb_flag),  .lsu2wb_wb_flag (lsu2wb_wb_flag),  .lsu2wb_load_flag (lsu2wb_load_flag),  .ex2lsu_store_flag (ex2lsu_store_flag),  .ex2lsu_wb_addr (ex2lsu_wb_addr),  .lsu2wb_wb_addr (lsu2wb_wb_addr),  .id2ex_rs1_addr (id2fw_id_ex_rs1_addr),  .id2ex_rs2_addr (id2fw_id_ex_rs2_addr),  .ex2lsu_wb_data_ex (ex2lsu_wb_data),  .lsu2wb_wb_data_lsu (lsu2wb_wb_data),  .id2ex_operand_a (id2fw_operand_a),  .id2ex_operand_b (id2fw_operand_b),  .ex2lsu_operand_b (ex2lsu_operand_b),  .operand_a_ex_stage (fw2ex_operand_a),  .operand_b_ex_stage (fw2ex_operand_b),  .operand_b_lsu_stage (fw2lsu_operand_b));"
  The following 1-bit expression is connected to 32-bit port 
  "ex2lsu_wb_data_ex" of module "ysyx_23060072_forward", instance "forward".
  Expression: ex2lsu_wb_data
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_core.v, 212
"ysyx_23060072_forward forward( .id2ex_has_rs1 (id2fw_has_rs1),  .id2ex_has_rs2 (id2fw_has_rs2),  .ex2lsu_wb_flag (ex2lsu_wb_flag),  .lsu2wb_wb_flag (lsu2wb_wb_flag),  .lsu2wb_load_flag (lsu2wb_load_flag),  .ex2lsu_store_flag (ex2lsu_store_flag),  .ex2lsu_wb_addr (ex2lsu_wb_addr),  .lsu2wb_wb_addr (lsu2wb_wb_addr),  .id2ex_rs1_addr (id2fw_id_ex_rs1_addr),  .id2ex_rs2_addr (id2fw_id_ex_rs2_addr),  .ex2lsu_wb_data_ex (ex2lsu_wb_data),  .lsu2wb_wb_data_lsu (lsu2wb_wb_data),  .id2ex_operand_a (id2fw_operand_a),  .id2ex_operand_b (id2fw_operand_b),  .ex2lsu_operand_b (ex2lsu_operand_b),  .operand_a_ex_stage (fw2ex_operand_a),  .operand_b_ex_stage (fw2ex_operand_b),  .operand_b_lsu_stage (fw2lsu_operand_b));"
  The following 1-bit expression is connected to 32-bit port 
  "lsu2wb_wb_data_lsu" of module "ysyx_23060072_forward", instance "forward".
  Expression: lsu2wb_wb_data
  	use +lint=PCWM for more details


Warning-[IWNF] Implicit wire has no fanin
../src/ysyx_23060072_ex_stage.v, 83
  Implicit wire 'operand_a' does not have any driver, please make sure this is
  intended.


Warning-[IWNF] Implicit wire has no fanin
../src/ysyx_23060072_ex_stage.v, 84
  Implicit wire 'operand_b' does not have any driver, please make sure this is
  intended.


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_ex_stage.v, 77
"ysyx_23060072_clint clint( .clk (clk),  .rst_n (rst_n),  .pc_i (pc_i),  .csr_opcode_i (csr_opcode_i),  .csr_addr_i (csr_addr_i),  .operand_a_i (operand_a),  .operand_b_i (operand_b),  .clint_hold_flag_o (clint_hold_flag_o),  .clint_jump_pc_o (clint_jump_pc_o),  .clint_jump_flag_o (clint_jump_flag_o),  .csr_wb_wdata_o (csr_rdata),  .csr_wb_flag_o (csr_wb_flag));"
  The following 1-bit expression is connected to 32-bit port "operand_a_i" of 
  module "ysyx_23060072_clint", instance "clint".
  Expression: operand_a
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_ex_stage.v, 77
"ysyx_23060072_clint clint( .clk (clk),  .rst_n (rst_n),  .pc_i (pc_i),  .csr_opcode_i (csr_opcode_i),  .csr_addr_i (csr_addr_i),  .operand_a_i (operand_a),  .operand_b_i (operand_b),  .clint_hold_flag_o (clint_hold_flag_o),  .clint_jump_pc_o (clint_jump_pc_o),  .clint_jump_flag_o (clint_jump_flag_o),  .csr_wb_wdata_o (csr_rdata),  .csr_wb_flag_o (csr_wb_flag));"
  The following 1-bit expression is connected to 32-bit port "operand_b_i" of 
  module "ysyx_23060072_clint", instance "clint".
  Expression: operand_b
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_ex_stage.v, 77
"ysyx_23060072_clint clint( .clk (clk),  .rst_n (rst_n),  .pc_i (pc_i),  .csr_opcode_i (csr_opcode_i),  .csr_addr_i (csr_addr_i),  .operand_a_i (operand_a),  .operand_b_i (operand_b),  .clint_hold_flag_o (clint_hold_flag_o),  .clint_jump_pc_o (clint_jump_pc_o),  .clint_jump_flag_o (clint_jump_flag_o),  .csr_wb_wdata_o (csr_rdata),  .csr_wb_flag_o (csr_wb_flag));"
  The following 1-bit expression is connected to 32-bit port "clint_jump_pc_o"
  of module "ysyx_23060072_clint", instance "clint".
  Expression: clint_jump_pc_o
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../src/ysyx_23060072_id_stage.v, 74
"ysyx_23060072_decoder decoder( .instr_rdata_i (instr_rdata_i),  .rega_rdata_i (rega_rdata),  .regb_rdata_i (regb_rdata),  .pc_i (pc_i),  .alu_op_o (alu_op),  .operand_a_o (operand_a),  .operand_b_o (operand_b),  .operand_imm_o (operand_imm),  .rega_raddr_o (rega_raddr),  .regb_raddr_o (regb_raddr),  .wb_reg_waddr_o (wb_reg_waddr),  .wb_flag_o (wb_flag),  .LSU_type_o (LSU_type),  .LSU_signed_o (LSU_signed),  .store_flag_o (store_flag),  .load_flag_o (load_flag),  .csr_opcode_o (csr_opcode),  .csr_addr_o (csr_addr),  .multdiv_opcode_o (multdiv_opcode),  .multdiv_en_o (multdiv_en),  .has_rs1 (has_rs1_o),  .has_rs2 (has_rs2_o));"
  The following 5-bit expression is connected to 4-bit port "alu_op_o" of 
  module "ysyx_23060072_decoder", instance "decoder".
  Expression: alu_op
  	use +lint=PCWM for more details

Starting vcs inline pass...
4 modules and 0 UDP read.
recompiling module ysyx_23060072_controller
recompiling module ysyx_23060072_forward
recompiling module ysyx_23060072_wb_stage
recompiling module ysyx_23060072_tb
All of 4 modules done
make[1]: Entering directory '/home/ICer/myprj/rv32e_debug/sim/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/synopsys/vcs/O-2018.09-SP2/linux64/lib \
-L/home/synopsys/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o   _51756_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/ICer/myprj/rv32e_debug/sim/csrc'
Command: /home/ICer/myprj/rv32e_debug/sim/./simv +v2k -a com.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Dec 28 16:59 2023
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* : Create FSDB file 'rv32e_pipeline.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
$finish called from file "../tb/ysyx_23060072_tb.v", line 13.
$finish at simulation time              5080000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5080000 ps
CPU Time:      0.280 seconds;       Data structure size:   0.0Mb
Thu Dec 28 16:59:20 2023
CPU time: .230 seconds to compile + .154 seconds to elab + .094 seconds to link + .293 seconds in simulation
