Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb 26 21:48:20 2020
| Host         : Pietro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sampling_bd_wrapper_timing_summary_routed.rpt -pb sampling_bd_wrapper_timing_summary_routed.pb -rpx sampling_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sampling_bd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.349        0.000                      0                 3740        0.019        0.000                      0                 3740        1.520        0.000                       0                  2029  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.349        0.000                      0                 3736        0.019        0.000                      0                 3736        1.520        0.000                       0                  2029  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.571        0.000                      0                    4        0.535        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.892ns (44.148%)  route 2.394ns (55.852%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.892     3.186    sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y101        FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=33, routed)          0.469     4.111    sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.235 r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          0.926     5.161    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X30Y87         LUT6 (Prop_lut6_I5_O)        0.124     5.285 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.285    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_0[1]
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.818 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.818    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.141 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/O[1]
                         net (fo=1, routed)           0.999     7.140    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_0[1]
    SLICE_X28Y87         LUT3 (Prop_lut3_I0_O)        0.332     7.472 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     7.472    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1__0_n_0
    SLICE_X28Y87         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.521     7.700    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y87         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129     7.829    
                         clock uncertainty           -0.083     7.746    
    SLICE_X28Y87         FDRE (Setup_fdre_C_D)        0.075     7.821    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.188ns (26.675%)  route 3.266ns (73.325%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 7.702 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.697     2.991    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X28Y89         FDSE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDSE (Prop_fdse_C_Q)         0.456     3.447 f  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/Q
                         net (fo=18, routed)          1.048     4.495    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg__0[2]
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.152     4.647 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_4/O
                         net (fo=1, routed)           0.438     5.086    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I3_O)        0.332     5.418 f  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           0.438     5.856    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_0
    SLICE_X31Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.980 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_3__0/O
                         net (fo=4, routed)           0.735     6.715    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_3__0_n_0
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124     6.839 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1/O
                         net (fo=1, routed)           0.606     7.445    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1_n_0
    SLICE_X31Y90         FDSE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.523     7.702    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                         clock pessimism              0.264     7.966    
                         clock uncertainty           -0.083     7.883    
    SLICE_X31Y90         FDSE (Setup_fdse_C_D)       -0.067     7.816    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                          7.816    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 sampling_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.602ns (36.619%)  route 2.773ns (63.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.737     3.031    sampling_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sampling_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[11])
                                                      1.450     4.481 r  sampling_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[11]
                         net (fo=2, routed)           2.773     7.254    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arid[11]
    SLICE_X21Y49         LUT3 (Prop_lut3_I0_O)        0.152     7.406 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[61]_i_1__0/O
                         net (fo=1, routed)           0.000     7.406    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0
    SLICE_X21Y49         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.580     7.760    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/C
                         clock pessimism              0.115     7.874    
                         clock uncertainty           -0.083     7.791    
    SLICE_X21Y49         FDRE (Setup_fdre_C_D)        0.075     7.866    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.384ns (31.800%)  route 2.968ns (68.200%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 7.702 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.697     2.991    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X28Y89         FDSE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDSE (Prop_fdse_C_Q)         0.456     3.447 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/Q
                         net (fo=18, routed)          1.048     4.495    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg__0[2]
    SLICE_X28Y90         LUT3 (Prop_lut3_I0_O)        0.152     4.647 f  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_4/O
                         net (fo=1, routed)           0.438     5.086    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I3_O)        0.332     5.418 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           0.449     5.867    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_0
    SLICE_X28Y90         LUT3 (Prop_lut3_I1_O)        0.118     5.985 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_3/O
                         net (fo=4, routed)           0.458     6.443    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_0
    SLICE_X28Y90         LUT3 (Prop_lut3_I1_O)        0.326     6.769 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__0/O
                         net (fo=1, routed)           0.574     7.343    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__0_n_0
    SLICE_X28Y90         FDSE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.523     7.702    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X28Y90         FDSE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/C
                         clock pessimism              0.264     7.966    
                         clock uncertainty           -0.083     7.883    
    SLICE_X28Y90         FDSE (Setup_fdse_C_D)       -0.067     7.816    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                          7.816    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.976ns (48.245%)  route 2.120ns (51.755%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.699 - 5.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.892     3.186    sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y101        FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=33, routed)          0.469     4.111    sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.235 r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          0.926     5.161    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X30Y87         LUT6 (Prop_lut6_I5_O)        0.124     5.285 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.285    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_0[1]
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.818 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.818    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.935 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.935    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.250 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[3]
                         net (fo=1, routed)           0.725     6.975    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0[3]
    SLICE_X31Y86         LUT3 (Prop_lut3_I0_O)        0.307     7.282 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2__0/O
                         net (fo=1, routed)           0.000     7.282    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2__0_n_0
    SLICE_X31Y86         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.520     7.699    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y86         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129     7.828    
                         clock uncertainty           -0.083     7.745    
    SLICE_X31Y86         FDRE (Setup_fdre_C_D)        0.031     7.776    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.776    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 sampling_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.574ns (36.822%)  route 2.701ns (63.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.737     3.031    sampling_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sampling_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[2])
                                                      1.450     4.481 r  sampling_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[2]
                         net (fo=2, routed)           2.701     7.181    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arid[2]
    SLICE_X21Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.305 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[52]_i_1__0/O
                         net (fo=1, routed)           0.000     7.305    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[52]_i_1__0_n_0
    SLICE_X21Y49         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.580     7.760    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/C
                         clock pessimism              0.115     7.874    
                         clock uncertainty           -0.083     7.791    
    SLICE_X21Y49         FDRE (Setup_fdre_C_D)        0.029     7.820    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 1.088ns (28.613%)  route 2.714ns (71.387%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.891     3.185    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y103        FDSE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDSE (Prop_fdse_C_Q)         0.419     3.604 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.059     4.663    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X30Y103        SRL16E (Prop_srl16e_A1_Q)    0.297     4.960 f  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=3, routed)           0.476     5.436    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_0
    SLICE_X30Y102        LUT4 (Prop_lut4_I3_O)        0.124     5.560 f  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.296     5.856    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X31Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.980 f  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.409     6.389    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.513 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=3, routed)           0.474     6.987    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/sel
    SLICE_X30Y102        SRL16E                                       r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.700     7.879    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism              0.282     8.161    
                         clock uncertainty           -0.083     8.078    
    SLICE_X30Y102        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.561    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 1.088ns (28.613%)  route 2.714ns (71.387%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.891     3.185    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y103        FDSE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDSE (Prop_fdse_C_Q)         0.419     3.604 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.059     4.663    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X30Y103        SRL16E (Prop_srl16e_A1_Q)    0.297     4.960 f  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=3, routed)           0.476     5.436    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_0
    SLICE_X30Y102        LUT4 (Prop_lut4_I3_O)        0.124     5.560 f  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.296     5.856    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X31Y102        LUT5 (Prop_lut5_I4_O)        0.124     5.980 f  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.409     6.389    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.513 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=3, routed)           0.474     6.987    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/sel
    SLICE_X30Y102        SRL16E                                       r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.700     7.879    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism              0.282     8.161    
                         clock uncertainty           -0.083     8.078    
    SLICE_X30Y102        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.561    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 2.011ns (49.752%)  route 2.031ns (50.248%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 7.702 - 5.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.892     3.186    sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y101        FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=33, routed)          0.469     4.111    sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.235 r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          0.926     5.161    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X30Y87         LUT6 (Prop_lut6_I5_O)        0.124     5.285 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.285    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_0[1]
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.818 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.818    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.935 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.935    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.258 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[1]
                         net (fo=1, routed)           0.636     6.894    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0[1]
    SLICE_X29Y90         LUT3 (Prop_lut3_I0_O)        0.334     7.228 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     7.228    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0_n_0
    SLICE_X29Y90         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.523     7.702    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y90         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129     7.831    
                         clock uncertainty           -0.083     7.748    
    SLICE_X29Y90         FDRE (Setup_fdre_C_D)        0.075     7.823    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.823    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.890ns (24.254%)  route 2.779ns (75.746%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 7.833 - 5.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.892     3.186    sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y102        FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.518     3.704 r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.734     4.438    sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X29Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.562 r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.611     5.173    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.297 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1/O
                         net (fo=28, routed)          0.821     6.118    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.242 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.613     6.855    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]_0
    SLICE_X32Y101        FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.654     7.833    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y101        FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.247     8.080    
                         clock uncertainty           -0.083     7.997    
    SLICE_X32Y101        FDRE (Setup_fdre_C_R)       -0.524     7.473    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  0.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 sampling_bd_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.973%)  route 0.135ns (42.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.639     0.975    sampling_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y100        FDRE                                         r  sampling_bd_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  sampling_bd_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]/Q
                         net (fo=1, routed)           0.135     1.251    sampling_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.296 r  sampling_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.296    sampling_bd_i/axi_gpio_0/U0/ip2bus_data[8]
    SLICE_X36Y99         FDRE                                         r  sampling_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.825     1.191    sampling_bd_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X36Y99         FDRE                                         r  sampling_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    sampling_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg25/output_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg26/output_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.050%)  route 0.167ns (52.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.552     0.888    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg25/CLK
    SLICE_X50Y94         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg25/output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.148     1.036 r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg25/output_reg[12]/Q
                         net (fo=2, routed)           0.167     1.202    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg26/D[12]
    SLICE_X48Y95         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg26/output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.824     1.190    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg26/CLK
    SLICE_X48Y95         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg26/output_reg[12]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y95         FDCE (Hold_fdce_C_D)         0.013     1.168    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg26/output_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.558     0.894    sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y93         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.113     1.148    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X34Y92         SRLC32E                                      r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.824     1.190    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.246%)  route 0.313ns (62.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.577     0.913    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]/Q
                         net (fo=1, routed)           0.313     1.367    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[46]
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.412 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[46]_i_1__0/O
                         net (fo=1, routed)           0.000     1.412    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[46]
    SLICE_X28Y100        FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.931     1.297    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.557     0.893    sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y92         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  sampling_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.113     1.170    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y91         SRLC32E                                      r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.824     1.190    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.148ns (55.029%)  route 0.121ns (44.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.659     0.995    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.148     1.143 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.121     1.264    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[23]
    SLICE_X31Y99         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.845     1.211    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.019     1.195    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg23/output_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg24/output_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.111%)  route 0.195ns (56.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.552     0.888    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg23/CLK
    SLICE_X46Y86         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg23/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.148     1.036 r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg23/output_reg[4]/Q
                         net (fo=2, routed)           0.195     1.231    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg24/D[4]
    SLICE_X50Y86         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg24/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.815     1.181    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg24/CLK
    SLICE_X50Y86         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg24/output_reg[4]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y86         FDCE (Hold_fdce_C_D)         0.006     1.152    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg24/output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.570%)  route 0.177ns (54.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.659     0.995    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.148     1.143 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.177     1.320    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y99         SRL16E                                       r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.845     1.211    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.240    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.131%)  route 0.177ns (51.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.659     0.995    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.177     1.336    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[20]
    SLICE_X31Y99         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.845     1.211    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.075     1.251    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sampling_bd_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.419%)  route 0.176ns (48.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.639     0.975    sampling_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y102        FDRE                                         r  sampling_bd_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  sampling_bd_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/Q
                         net (fo=1, routed)           0.176     1.292    sampling_bd_i/axi_gpio_0/U0/gpio_core_1/gpio2_Data_In[2]
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.337 r  sampling_bd_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.337    sampling_bd_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[2]
    SLICE_X40Y99         FDRE                                         r  sampling_bd_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.825     1.191    sampling_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y99         FDRE                                         r  sampling_bd_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    sampling_bd_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X46Y83    sampling_bd_i/ADC_Handler_16ch_0/U0/Clock_gen/CLOCK5M/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X46Y83    sampling_bd_i/ADC_Handler_16ch_0/U0/Clock_gen/CLOCK5M/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X38Y83    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg14/output_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X36Y83    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg14/output_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X48Y88    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg14/output_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X53Y93    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg14/output_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X34Y86    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg14/output_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X46Y91    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg14/output_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         5.000       4.000      SLICE_X50Y96    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/RF1/reg14/output_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X30Y102   sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X30Y102   sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X34Y91    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X34Y91    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X34Y92    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X34Y91    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X30Y103   sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X26Y87    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X30Y103   sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X30Y103   sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X30Y94    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X30Y93    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X30Y94    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X30Y93    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X30Y93    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X30Y94    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X30Y94    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X30Y93    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X30Y91    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X30Y90    sampling_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.580ns (29.442%)  route 1.390ns (70.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 7.651 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.643     2.937    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/CLK
    SLICE_X48Y84         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[4]/Q
                         net (fo=21, routed)          0.873     4.266    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/Q[2]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.390 f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/cnt[0]_i_2/O
                         net (fo=4, routed)           0.517     4.907    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]_0
    SLICE_X46Y84         FDCE                                         f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.472     7.651    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/CLK
    SLICE_X46Y84         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[0]/C
                         clock pessimism              0.229     7.880    
                         clock uncertainty           -0.083     7.797    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319     7.478    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.478    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.580ns (29.442%)  route 1.390ns (70.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 7.651 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.643     2.937    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/CLK
    SLICE_X48Y84         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[4]/Q
                         net (fo=21, routed)          0.873     4.266    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/Q[2]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.390 f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/cnt[0]_i_2/O
                         net (fo=4, routed)           0.517     4.907    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]_0
    SLICE_X46Y84         FDCE                                         f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.472     7.651    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/CLK
    SLICE_X46Y84         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[1]/C
                         clock pessimism              0.229     7.880    
                         clock uncertainty           -0.083     7.797    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319     7.478    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.478    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.580ns (29.442%)  route 1.390ns (70.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 7.651 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.643     2.937    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/CLK
    SLICE_X48Y84         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[4]/Q
                         net (fo=21, routed)          0.873     4.266    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/Q[2]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.390 f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/cnt[0]_i_2/O
                         net (fo=4, routed)           0.517     4.907    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]_0
    SLICE_X46Y84         FDCE                                         f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.472     7.651    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/CLK
    SLICE_X46Y84         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[2]/C
                         clock pessimism              0.229     7.880    
                         clock uncertainty           -0.083     7.797    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319     7.478    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.478    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.580ns (29.442%)  route 1.390ns (70.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 7.651 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.643     2.937    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/CLK
    SLICE_X48Y84         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[4]/Q
                         net (fo=21, routed)          0.873     4.266    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/Q[2]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.390 f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/cnt[0]_i_2/O
                         net (fo=4, routed)           0.517     4.907    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]_0
    SLICE_X46Y84         FDCE                                         f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        1.472     7.651    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/CLK
    SLICE_X46Y84         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]/C
                         clock pessimism              0.229     7.880    
                         clock uncertainty           -0.083     7.797    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319     7.478    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.478    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  2.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.027%)  route 0.316ns (62.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.550     0.886    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/CLK
    SLICE_X48Y83         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.136     1.163    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/Q[0]
    SLICE_X48Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.208 f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/cnt[0]_i_2/O
                         net (fo=4, routed)           0.180     1.388    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]_0
    SLICE_X46Y84         FDCE                                         f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.818     1.184    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/CLK
    SLICE_X46Y84         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[0]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X46Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.027%)  route 0.316ns (62.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.550     0.886    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/CLK
    SLICE_X48Y83         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.136     1.163    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/Q[0]
    SLICE_X48Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.208 f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/cnt[0]_i_2/O
                         net (fo=4, routed)           0.180     1.388    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]_0
    SLICE_X46Y84         FDCE                                         f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.818     1.184    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/CLK
    SLICE_X46Y84         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[1]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X46Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.027%)  route 0.316ns (62.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.550     0.886    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/CLK
    SLICE_X48Y83         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.136     1.163    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/Q[0]
    SLICE_X48Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.208 f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/cnt[0]_i_2/O
                         net (fo=4, routed)           0.180     1.388    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]_0
    SLICE_X46Y84         FDCE                                         f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.818     1.184    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/CLK
    SLICE_X46Y84         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[2]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X46Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.027%)  route 0.316ns (62.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.550     0.886    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/CLK
    SLICE_X48Y83         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.136     1.163    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/Q[0]
    SLICE_X48Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.208 f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/FSM1/cnt[0]_i_2/O
                         net (fo=4, routed)           0.180     1.388    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]_0
    SLICE_X46Y84         FDCE                                         f  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sampling_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sampling_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sampling_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2029, routed)        0.818     1.184    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/CLK
    SLICE_X46Y84         FDCE                                         r  sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X46Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    sampling_bd_i/ADC_Handler_16ch_0/U0/Sampling_section/counter_RX1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.535    





