// Seed: 2920094340
module module_0 ();
  logic id_1;
  logic id_2;
  logic id_3 = id_1 ^ id_0;
  class id_4;
    reg id_5;
    task id_6(input reg id_7);
      id_6 <= id_4;
    endtask : id_8
  endclass
endmodule
