; Generated by PSoC Designer 5.1.1875.0
;
; TACH address and mask equates
TACH_Data_ADDR:	equ	0h
TACH_DriveMode_0_ADDR:	equ	100h
TACH_DriveMode_1_ADDR:	equ	101h
TACH_DriveMode_2_ADDR:	equ	3h
TACH_GlobalSelect_ADDR:	equ	2h
TACH_IntCtrl_0_ADDR:	equ	102h
TACH_IntCtrl_1_ADDR:	equ	103h
TACH_IntEn_ADDR:	equ	1h
TACH_MASK:	equ	40h
; INS address and mask equates
INS_Data_ADDR:	equ	0h
INS_DriveMode_0_ADDR:	equ	100h
INS_DriveMode_1_ADDR:	equ	101h
INS_DriveMode_2_ADDR:	equ	3h
INS_GlobalSelect_ADDR:	equ	2h
INS_IntCtrl_0_ADDR:	equ	102h
INS_IntCtrl_1_ADDR:	equ	103h
INS_IntEn_ADDR:	equ	1h
INS_MASK:	equ	80h
; DMK address and mask equates
DMK_Data_ADDR:	equ	4h
DMK_DriveMode_0_ADDR:	equ	104h
DMK_DriveMode_1_ADDR:	equ	105h
DMK_DriveMode_2_ADDR:	equ	7h
DMK_GlobalSelect_ADDR:	equ	6h
DMK_IntCtrl_0_ADDR:	equ	106h
DMK_IntCtrl_1_ADDR:	equ	107h
DMK_IntEn_ADDR:	equ	5h
DMK_MASK:	equ	4h
; RS485_RE address and mask equates
RS485_RE_Data_ADDR:	equ	4h
RS485_RE_DriveMode_0_ADDR:	equ	104h
RS485_RE_DriveMode_1_ADDR:	equ	105h
RS485_RE_DriveMode_2_ADDR:	equ	7h
RS485_RE_GlobalSelect_ADDR:	equ	6h
RS485_RE_IntCtrl_0_ADDR:	equ	106h
RS485_RE_IntCtrl_1_ADDR:	equ	107h
RS485_RE_IntEn_ADDR:	equ	5h
RS485_RE_MASK:	equ	10h
; RX address and mask equates
RX_Data_ADDR:	equ	4h
RX_DriveMode_0_ADDR:	equ	104h
RX_DriveMode_1_ADDR:	equ	105h
RX_DriveMode_2_ADDR:	equ	7h
RX_GlobalSelect_ADDR:	equ	6h
RX_IntCtrl_0_ADDR:	equ	106h
RX_IntCtrl_1_ADDR:	equ	107h
RX_IntEn_ADDR:	equ	5h
RX_MASK:	equ	20h
; TX address and mask equates
TX_Data_ADDR:	equ	4h
TX_DriveMode_0_ADDR:	equ	104h
TX_DriveMode_1_ADDR:	equ	105h
TX_DriveMode_2_ADDR:	equ	7h
TX_GlobalSelect_ADDR:	equ	6h
TX_IntCtrl_0_ADDR:	equ	106h
TX_IntCtrl_1_ADDR:	equ	107h
TX_IntEn_ADDR:	equ	5h
TX_MASK:	equ	40h
; RS485_DE address and mask equates
RS485_DE_Data_ADDR:	equ	4h
RS485_DE_DriveMode_0_ADDR:	equ	104h
RS485_DE_DriveMode_1_ADDR:	equ	105h
RS485_DE_DriveMode_2_ADDR:	equ	7h
RS485_DE_GlobalSelect_ADDR:	equ	6h
RS485_DE_IntCtrl_0_ADDR:	equ	106h
RS485_DE_IntCtrl_1_ADDR:	equ	107h
RS485_DE_IntEn_ADDR:	equ	5h
RS485_DE_MASK:	equ	80h
; LED1Pin address and mask equates
LED1Pin_Data_ADDR:	equ	8h
LED1Pin_DriveMode_0_ADDR:	equ	108h
LED1Pin_DriveMode_1_ADDR:	equ	109h
LED1Pin_DriveMode_2_ADDR:	equ	bh
LED1Pin_GlobalSelect_ADDR:	equ	ah
LED1Pin_IntCtrl_0_ADDR:	equ	10ah
LED1Pin_IntCtrl_1_ADDR:	equ	10bh
LED1Pin_IntEn_ADDR:	equ	9h
LED1Pin_MASK:	equ	1h
; LED1Pin_Data access macros
;   GetLED1Pin_Data macro, return in a
macro GetLED1Pin_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 1h
endm
;   SetLED1Pin_Data macro
macro SetLED1Pin_Data
	or		[Port_2_Data_SHADE], 1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED1Pin_Data_ADDR], a
endm
;   ClearLED1Pin_Data macro
macro ClearLED1Pin_Data
	and		[Port_2_Data_SHADE], ~1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED1Pin_Data_ADDR], a
endm

; LED2Pin address and mask equates
LED2Pin_Data_ADDR:	equ	8h
LED2Pin_DriveMode_0_ADDR:	equ	108h
LED2Pin_DriveMode_1_ADDR:	equ	109h
LED2Pin_DriveMode_2_ADDR:	equ	bh
LED2Pin_GlobalSelect_ADDR:	equ	ah
LED2Pin_IntCtrl_0_ADDR:	equ	10ah
LED2Pin_IntCtrl_1_ADDR:	equ	10bh
LED2Pin_IntEn_ADDR:	equ	9h
LED2Pin_MASK:	equ	2h
; LED2Pin_Data access macros
;   GetLED2Pin_Data macro, return in a
macro GetLED2Pin_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 2h
endm
;   SetLED2Pin_Data macro
macro SetLED2Pin_Data
	or		[Port_2_Data_SHADE], 2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED2Pin_Data_ADDR], a
endm
;   ClearLED2Pin_Data macro
macro ClearLED2Pin_Data
	and		[Port_2_Data_SHADE], ~2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED2Pin_Data_ADDR], a
endm

; LED3Pin address and mask equates
LED3Pin_Data_ADDR:	equ	8h
LED3Pin_DriveMode_0_ADDR:	equ	108h
LED3Pin_DriveMode_1_ADDR:	equ	109h
LED3Pin_DriveMode_2_ADDR:	equ	bh
LED3Pin_GlobalSelect_ADDR:	equ	ah
LED3Pin_IntCtrl_0_ADDR:	equ	10ah
LED3Pin_IntCtrl_1_ADDR:	equ	10bh
LED3Pin_IntEn_ADDR:	equ	9h
LED3Pin_MASK:	equ	4h
; LED3Pin_Data access macros
;   GetLED3Pin_Data macro, return in a
macro GetLED3Pin_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 4h
endm
;   SetLED3Pin_Data macro
macro SetLED3Pin_Data
	or		[Port_2_Data_SHADE], 4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED3Pin_Data_ADDR], a
endm
;   ClearLED3Pin_Data macro
macro ClearLED3Pin_Data
	and		[Port_2_Data_SHADE], ~4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED3Pin_Data_ADDR], a
endm

; LED4Pin address and mask equates
LED4Pin_Data_ADDR:	equ	8h
LED4Pin_DriveMode_0_ADDR:	equ	108h
LED4Pin_DriveMode_1_ADDR:	equ	109h
LED4Pin_DriveMode_2_ADDR:	equ	bh
LED4Pin_GlobalSelect_ADDR:	equ	ah
LED4Pin_IntCtrl_0_ADDR:	equ	10ah
LED4Pin_IntCtrl_1_ADDR:	equ	10bh
LED4Pin_IntEn_ADDR:	equ	9h
LED4Pin_MASK:	equ	8h
; LED4Pin_Data access macros
;   GetLED4Pin_Data macro, return in a
macro GetLED4Pin_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 8h
endm
;   SetLED4Pin_Data macro
macro SetLED4Pin_Data
	or		[Port_2_Data_SHADE], 8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED4Pin_Data_ADDR], a
endm
;   ClearLED4Pin_Data macro
macro ClearLED4Pin_Data
	and		[Port_2_Data_SHADE], ~8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED4Pin_Data_ADDR], a
endm

; LED5Pin address and mask equates
LED5Pin_Data_ADDR:	equ	8h
LED5Pin_DriveMode_0_ADDR:	equ	108h
LED5Pin_DriveMode_1_ADDR:	equ	109h
LED5Pin_DriveMode_2_ADDR:	equ	bh
LED5Pin_GlobalSelect_ADDR:	equ	ah
LED5Pin_IntCtrl_0_ADDR:	equ	10ah
LED5Pin_IntCtrl_1_ADDR:	equ	10bh
LED5Pin_IntEn_ADDR:	equ	9h
LED5Pin_MASK:	equ	10h
; LED5Pin_Data access macros
;   GetLED5Pin_Data macro, return in a
macro GetLED5Pin_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 10h
endm
;   SetLED5Pin_Data macro
macro SetLED5Pin_Data
	or		[Port_2_Data_SHADE], 10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED5Pin_Data_ADDR], a
endm
;   ClearLED5Pin_Data macro
macro ClearLED5Pin_Data
	and		[Port_2_Data_SHADE], ~10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED5Pin_Data_ADDR], a
endm

; LED6Pin address and mask equates
LED6Pin_Data_ADDR:	equ	8h
LED6Pin_DriveMode_0_ADDR:	equ	108h
LED6Pin_DriveMode_1_ADDR:	equ	109h
LED6Pin_DriveMode_2_ADDR:	equ	bh
LED6Pin_GlobalSelect_ADDR:	equ	ah
LED6Pin_IntCtrl_0_ADDR:	equ	10ah
LED6Pin_IntCtrl_1_ADDR:	equ	10bh
LED6Pin_IntEn_ADDR:	equ	9h
LED6Pin_MASK:	equ	20h
; LED6Pin_Data access macros
;   GetLED6Pin_Data macro, return in a
macro GetLED6Pin_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 20h
endm
;   SetLED6Pin_Data macro
macro SetLED6Pin_Data
	or		[Port_2_Data_SHADE], 20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED6Pin_Data_ADDR], a
endm
;   ClearLED6Pin_Data macro
macro ClearLED6Pin_Data
	and		[Port_2_Data_SHADE], ~20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LED6Pin_Data_ADDR], a
endm

; INCL_DN address and mask equates
INCL_DN_Data_ADDR:	equ	8h
INCL_DN_DriveMode_0_ADDR:	equ	108h
INCL_DN_DriveMode_1_ADDR:	equ	109h
INCL_DN_DriveMode_2_ADDR:	equ	bh
INCL_DN_GlobalSelect_ADDR:	equ	ah
INCL_DN_IntCtrl_0_ADDR:	equ	10ah
INCL_DN_IntCtrl_1_ADDR:	equ	10bh
INCL_DN_IntEn_ADDR:	equ	9h
INCL_DN_MASK:	equ	40h
; INCL_DN_Data access macros
;   GetINCL_DN_Data macro, return in a
macro GetINCL_DN_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 40h
endm
;   SetINCL_DN_Data macro
macro SetINCL_DN_Data
	or		[Port_2_Data_SHADE], 40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[INCL_DN_Data_ADDR], a
endm
;   ClearINCL_DN_Data macro
macro ClearINCL_DN_Data
	and		[Port_2_Data_SHADE], ~40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[INCL_DN_Data_ADDR], a
endm

; INCL_UP address and mask equates
INCL_UP_Data_ADDR:	equ	8h
INCL_UP_DriveMode_0_ADDR:	equ	108h
INCL_UP_DriveMode_1_ADDR:	equ	109h
INCL_UP_DriveMode_2_ADDR:	equ	bh
INCL_UP_GlobalSelect_ADDR:	equ	ah
INCL_UP_IntCtrl_0_ADDR:	equ	10ah
INCL_UP_IntCtrl_1_ADDR:	equ	10bh
INCL_UP_IntEn_ADDR:	equ	9h
INCL_UP_MASK:	equ	80h
; INCL_UP_Data access macros
;   GetINCL_UP_Data macro, return in a
macro GetINCL_UP_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 80h
endm
;   SetINCL_UP_Data macro
macro SetINCL_UP_Data
	or		[Port_2_Data_SHADE], 80h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[INCL_UP_Data_ADDR], a
endm
;   ClearINCL_UP_Data macro
macro ClearINCL_UP_Data
	and		[Port_2_Data_SHADE], ~80h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[INCL_UP_Data_ADDR], a
endm

