I2C protocol project
===
ä»‹ç´¹
---
I2Cï¼ˆInter-Integrated Circuitï¼‰ï¼Œä¸­æ–‡ç¨±ç‚º"å…©ç·šå¼ä¸²è¡Œç¸½ç·š"ï¼Œæ˜¯ä¸€ç¨®å»£æ³›ä½¿ç”¨çš„ä¸²è¡ŒåŒ¯æµæ’ï¼Œä¸»è¦ç”¨æ–¼åµŒå…¥å¼ç³»çµ±ä¸­çš„å¾®æ§åˆ¶å™¨èˆ‡å¤–éƒ¨è£ç½®ä¹‹é–“çš„é€šè¨Šã€‚I2Cç”±é£›åˆ©æµ¦åŠå°é«”ï¼ˆç¾åœ¨çš„æ©æ™ºæµ¦åŠå°é«”ï¼‰åœ¨1980å¹´ä»£åˆé–‹ç™¼ï¼Œå…·æœ‰ä»¥ä¸‹å¹¾å€‹é—œéµç‰¹é»ï¼š

ç°¡å–®çš„å…©æ¢ä¿¡è™Ÿç·šï¼šI2Cé€šè¨Šåªéœ€è¦å…©æ¢ç·šï¼Œä¸€æ¢æ˜¯æ•¸æ“šç·šï¼ˆSDAï¼‰å’Œä¸€æ¢æ™‚é˜ç·šï¼ˆSCLï¼‰ã€‚
å¤šä¸»å¤šå¾æ¶æ§‹ï¼šI2Cå…è¨±å¤šå€‹ä¸»è£ç½®ï¼ˆç™¼é€å‘½ä»¤çš„è£ç½®ï¼‰å’Œå¤šå€‹å¾è£ç½®ï¼ˆæ¥æ”¶å‘½ä»¤çš„è£ç½®ï¼‰åœ¨åŒä¸€æ¢ç·šä¸Šå…±å­˜ã€‚
åœ°å€åŒ–ï¼šæ¯å€‹å¾è£ç½®éƒ½æœ‰ä¸€å€‹å”¯ä¸€çš„åœ°å€ï¼Œä¸»è£ç½®å¯ä»¥é€šéåœ°å€ä¾†é¸æ“‡èˆ‡å“ªå€‹å¾è£ç½®é€šä¿¡ã€‚
åŒæ­¥é€šä¿¡ï¼šæ‰€æœ‰çš„æ•¸æ“šå‚³è¼¸éƒ½æ˜¯åœ¨æ™‚é˜ä¿¡è™Ÿçš„æ§åˆ¶ä¸‹é€²è¡Œï¼Œç¢ºä¿æ•¸æ“šçš„æ­£ç¢ºæ€§å’Œæ™‚åºçš„ä¸€è‡´æ€§ã€‚
![i2c data flow](https://github.com/W3iii/I2C_protocal/blob/master/image/i2c%20data%20flow.png)


æ¨¡æ“¬æ–¹å¼
---
ä½¿ç”¨verilogæ’°å¯«ä¸¦æ¨¡æ“¬I2C protocalé‹ä½œæ–¹å¼ã€‚ä½¿ç”¨FSMæ¨¡æ“¬masterèˆ‡slave moduleã€‚åˆ†ç‚ºä¸‰å¤§always blockã€‚  
 - ç¬¬ä¸€å€‹sequencial logic åšstateèˆ‡next stateçš„åˆ‡æ›ã€‚
 - ç¬¬äºŒéƒ¨åˆ†ç‚ºcombinational logicåšnext stateçš„assignã€‚
 - ç¬¬ä¸‰éƒ¨åˆ†çš„sequencial logicåšç•¶ä¸‹stateçš„input outputå‹•ä½œã€‚  

ç‹€æ…‹æ©Ÿæ˜¯ä½¿ç”¨one-hot state machineã€‚
```
localparam IDLE            = 11'b00000000001; //1
localparam ADDR            = 11'b00000000010; //2
localparam OFFSET          = 11'b00000000100; //4
localparam IN_DATA         = 11'b00000001000; //8
localparam OUT_DATA        = 11'b00000010000; //16
localparam ADDR_ACK        = 11'b00000100000; //32
localparam OFFSET_ACK      = 11'b00001000000; //64
localparam IN_DATA_ACK     = 11'b00010000000; //128
localparam OUT_DATA_ACK    = 11'b00100000000; //256
localparam STOP            = 11'b01000000000; //512
localparam START           = 11'b10000000000; //1024

assign ST_IDLE             = state[0];	
assign ST_ADDR             = state[1];
assign ST_OFFSET           = state[2];
assign ST_IN_DATA          = state[3];
assign ST_OUT_DATA         = state[4];
assign ST_ADDR_ACK         = state[5];
assign ST_OFFSET_ACK       = state[6];
assign ST_IN_DATA_ACK      = state[7];
assign ST_OUT_DATA_ACK     = state[8];
assign ST_STOP             = state[9];
assign ST_START            = state[10];
```

one-hot state machinecå„ªé»
---
ç¨ç†±ç¢¼å¸¸å¸¸è¢«ç”¨ä¾†è¡¨ç¤ºä¸€å€‹æœ‰é™ç‹€æ…‹æ©Ÿçš„ç‹€æ…‹ã€‚å¦‚æœä½¿ç”¨äºŒé€²åˆ¶æˆ–æ ¼é›·ç¢¼ä¾†ä»£è¡¨ç‹€æ…‹ï¼Œå‰‡éœ€è¦ç”¨åˆ°è§£ç¢¼å™¨æ‰èƒ½å¾—çŸ¥è©²ç¢¼ä»£è¡¨çš„ç‹€æ…‹ã€‚ä½¿ç”¨ç¨ç†±ç¢¼ä¾†ä»£è¡¨ç‹€æ…‹çš„è©±ï¼Œå‰‡ä¸éœ€è¦è§£ç¢¼å™¨ï¼Œå› çˆ²è‹¥ç¬¬ğ‘›å€‹ä½å…ƒçˆ²1ï¼Œå°±ä»£è¡¨æ©Ÿå™¨ç›®å‰åœ¨ç¬¬ğ‘›å€‹ç‹€æ…‹ã€‚

## slave state flow
![slave state](https://github.com/W3iii/I2C_protocal/blob/master/image/slave%20state.drawio.png)
## master state flow
![master state](https://github.com/W3iii/I2C_protocal/blob/master/image/master%20state.drawio.png)

project block
---
ä½¿ç”¨verilogæ’°å¯«ä¸¦æ¨¡æ“¬I2C protocalé‹ä½œæ–¹å¼ã€‚
æ•´å€‹projectåˆ†ç‚ºä¸‰å¤§moduleèˆ‡testbedï¼Œmoduleåˆ†åˆ¥æ˜¯mastã€slaveè·Ÿ8bit register mapã€‚
 - master: ç”¢ç”Ÿsdaèˆ‡scl I2C data flowã€‚
 - slave: æ¥å—masterç™¼å‡ºçš„æŒ‡ä»¤åšç‹€æ…‹çš„åˆ‡æ›ä»¥åŠå‹•ä½œã€‚
 - 8bit register map: ç•¶masterå°slaveä¸‹è¨˜æ†¶é«”ä½ç½®offsetæ™‚ï¼Œslaveå°register mapåšå­˜å–ã€‚
 - testbed: generate main clkä»¥åŠä¸‹I2C_goçš„æŒ‡ä»¤ï¼Œå‘Šè¨´master startã€‚

## moduleé—œä¿‚æ¶æ§‹åœ–
![module](https://github.com/W3iii/I2C_protocal/blob/master/image/module.png)

## simulate waveform
![simulate waveform](https://github.com/W3iii/I2C_protocal/blob/master/image/simulate%20waveform.png)
