/// Auto-generated register definitions for UART0
/// Family: rp2040
/// Vendor: Raspberry Pi
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::raspberrypi::rp2040::uart0 {

// ============================================================================
// UART0 - Peripheral Registers
// Base Address: 0x40034000
// ============================================================================

/// UART0 Register Structure
struct UART0_Registers {

    /// Data Register, UARTDR
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint32_t UARTDR;

    /// Receive Status Register/Error Clear Register, UARTRSR/UARTECR
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    volatile uint32_t UARTRSR;
    uint8_t RESERVED_0008[16]; ///< Reserved

    /// Flag Register, UARTFR
    /// Offset: 0x0018
    /// Reset value: 0x00000090
    volatile uint32_t UARTFR;
    uint8_t RESERVED_001C[4]; ///< Reserved

    /// IrDA Low-Power Counter Register, UARTILPR
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    volatile uint32_t UARTILPR;

    /// Integer Baud Rate Register, UARTIBRD
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    volatile uint32_t UARTIBRD;

    /// Fractional Baud Rate Register, UARTFBRD
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    volatile uint32_t UARTFBRD;

    /// Line Control Register, UARTLCR_H
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    volatile uint32_t UARTLCR_H;

    /// Control Register, UARTCR
    /// Offset: 0x0030
    /// Reset value: 0x00000300
    volatile uint32_t UARTCR;

    /// Interrupt FIFO Level Select Register, UARTIFLS
    /// Offset: 0x0034
    /// Reset value: 0x00000012
    volatile uint32_t UARTIFLS;

    /// Interrupt Mask Set/Clear Register, UARTIMSC
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    volatile uint32_t UARTIMSC;

    /// Raw Interrupt Status Register, UARTRIS
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    volatile uint32_t UARTRIS;

    /// Masked Interrupt Status Register, UARTMIS
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    volatile uint32_t UARTMIS;

    /// Interrupt Clear Register, UARTICR
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    volatile uint32_t UARTICR;

    /// DMA Control Register, UARTDMACR
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    volatile uint32_t UARTDMACR;
    uint8_t RESERVED_004C[3988]; ///< Reserved

    /// UARTPeriphID0 Register
    /// Offset: 0x0FE0
    /// Reset value: 0x00000011
    volatile uint32_t UARTPERIPHID0;

    /// UARTPeriphID1 Register
    /// Offset: 0x0FE4
    /// Reset value: 0x00000010
    volatile uint32_t UARTPERIPHID1;

    /// UARTPeriphID2 Register
    /// Offset: 0x0FE8
    /// Reset value: 0x00000034
    volatile uint32_t UARTPERIPHID2;

    /// UARTPeriphID3 Register
    /// Offset: 0x0FEC
    /// Reset value: 0x00000000
    volatile uint32_t UARTPERIPHID3;

    /// UARTPCellID0 Register
    /// Offset: 0x0FF0
    /// Reset value: 0x0000000D
    volatile uint32_t UARTPCELLID0;

    /// UARTPCellID1 Register
    /// Offset: 0x0FF4
    /// Reset value: 0x000000F0
    volatile uint32_t UARTPCELLID1;

    /// UARTPCellID2 Register
    /// Offset: 0x0FF8
    /// Reset value: 0x00000005
    volatile uint32_t UARTPCELLID2;

    /// UARTPCellID3 Register
    /// Offset: 0x0FFC
    /// Reset value: 0x000000B1
    volatile uint32_t UARTPCELLID3;
};

static_assert(sizeof(UART0_Registers) >= 4096, "UART0_Registers size mismatch");

/// UART0 peripheral instance
inline UART0_Registers* UART0() {
    return reinterpret_cast<UART0_Registers*>(0x40034000);
}

}  // namespace alloy::hal::raspberrypi::rp2040::uart0
