{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "DATA_TO_ACC_MAT[0]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[1]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[2]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[3]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[4]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[5]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[6]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[7]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[8]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[9]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[10]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[11]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[12]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[13]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[14]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[15]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[16]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[17]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[18]",
					"strict" : false
				},
				{
					"name" : "DATA_TO_ACC_MAT[19]",
					"strict" : false
				},
				{
					"name" : "AUD_DACDAT",
					"strict" : false
				},
				{
					"name" : "FPGA_I2C_SCLK",
					"strict" : false
				},
				{
					"name" : "PS2_CLK",
					"strict" : false
				},
				{
					"name" : "PS2_DAT",
					"strict" : false
				},
				{
					"name" : "FPGA_I2C_SDAT",
					"strict" : false
				},
				{
					"name" : "RESET",
					"strict" : false
				},
				{
					"name" : "AUD_DACLRCK",
					"strict" : false
				},
				{
					"name" : "AUD_BCLK",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[0]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[1]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[2]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[3]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[4]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[5]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[6]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[7]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[8]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[9]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[10]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[11]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[12]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[13]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[14]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[15]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[16]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[17]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[18]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[19]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[20]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[21]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[22]",
					"strict" : false
				},
				{
					"name" : "DATA_FROM_ACC_MAT[23]",
					"strict" : false
				}
			]
		}
	]
}