ARM GAS  /tmp/ccvSPrdM.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_DMA_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_DMA_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_DMA_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/periphs/dma.c"
   1:Core/Src/periphs/dma.c **** /**
   2:Core/Src/periphs/dma.c ****   ******************************************************************************
   3:Core/Src/periphs/dma.c ****   * File Name          : dma.c
   4:Core/Src/periphs/dma.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/periphs/dma.c ****   *                      of all the requested memory to memory DMA transfers.
   6:Core/Src/periphs/dma.c ****   ******************************************************************************
   7:Core/Src/periphs/dma.c ****   * @attention
   8:Core/Src/periphs/dma.c ****   *
   9:Core/Src/periphs/dma.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/periphs/dma.c ****   * All rights reserved.</center></h2>
  11:Core/Src/periphs/dma.c ****   *
  12:Core/Src/periphs/dma.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/periphs/dma.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/periphs/dma.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/periphs/dma.c ****   *                             www.st.com/SLA0044
  16:Core/Src/periphs/dma.c ****   *
  17:Core/Src/periphs/dma.c ****   ******************************************************************************
  18:Core/Src/periphs/dma.c ****   */
  19:Core/Src/periphs/dma.c **** 
  20:Core/Src/periphs/dma.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/periphs/dma.c **** #include "dma.h"
  22:Core/Src/periphs/dma.c **** 
  23:Core/Src/periphs/dma.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/periphs/dma.c **** 
  25:Core/Src/periphs/dma.c **** /* USER CODE END 0 */
  26:Core/Src/periphs/dma.c **** 
  27:Core/Src/periphs/dma.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/periphs/dma.c **** /* Configure DMA                                                              */
  29:Core/Src/periphs/dma.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/periphs/dma.c **** 
ARM GAS  /tmp/ccvSPrdM.s 			page 2


  31:Core/Src/periphs/dma.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/periphs/dma.c **** 
  33:Core/Src/periphs/dma.c **** /* USER CODE END 1 */
  34:Core/Src/periphs/dma.c **** 
  35:Core/Src/periphs/dma.c **** /** 
  36:Core/Src/periphs/dma.c ****   * Enable DMA controller clock
  37:Core/Src/periphs/dma.c ****   */
  38:Core/Src/periphs/dma.c **** void MX_DMA_Init(void) 
  39:Core/Src/periphs/dma.c **** {
  29              		.loc 1 39 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  40:Core/Src/periphs/dma.c **** 
  41:Core/Src/periphs/dma.c ****   /* DMA controller clock enable */
  42:Core/Src/periphs/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  41              		.loc 1 42 3 view .LVU1
  42              	.LBB2:
  43              		.loc 1 42 3 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0194     		str	r4, [sp, #4]
  46              		.loc 1 42 3 view .LVU3
  47 0008 0D4B     		ldr	r3, .L3
  48 000a 1A6B     		ldr	r2, [r3, #48]
  49 000c 42F40012 		orr	r2, r2, #2097152
  50 0010 1A63     		str	r2, [r3, #48]
  51              		.loc 1 42 3 view .LVU4
  52 0012 1B6B     		ldr	r3, [r3, #48]
  53 0014 03F40013 		and	r3, r3, #2097152
  54 0018 0193     		str	r3, [sp, #4]
  55              		.loc 1 42 3 view .LVU5
  56 001a 019B     		ldr	r3, [sp, #4]
  57              	.LBE2:
  58              		.loc 1 42 3 view .LVU6
  43:Core/Src/periphs/dma.c **** 
  44:Core/Src/periphs/dma.c ****   /* DMA interrupt init */
  45:Core/Src/periphs/dma.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
  46:Core/Src/periphs/dma.c **** 
  47:Core/Src/periphs/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
  59              		.loc 1 47 3 view .LVU7
  60 001c 2246     		mov	r2, r4
  61 001e 2146     		mov	r1, r4
  62 0020 1020     		movs	r0, #16
  63 0022 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  64              	.LVL0:
  48:Core/Src/periphs/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
  65              		.loc 1 48 3 view .LVU8
  66 0026 1020     		movs	r0, #16
  67 0028 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccvSPrdM.s 			page 3


  68              	.LVL1:
  49:Core/Src/periphs/dma.c **** 
  50:Core/Src/periphs/dma.c ****    /* DMA1_Stream4_IRQn interrupt configuration */
  51:Core/Src/periphs/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
  69              		.loc 1 51 3 view .LVU9
  70 002c 2246     		mov	r2, r4
  71 002e 2146     		mov	r1, r4
  72 0030 0F20     		movs	r0, #15
  73 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  74              	.LVL2:
  52:Core/Src/periphs/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
  75              		.loc 1 52 3 view .LVU10
  76 0036 0F20     		movs	r0, #15
  77 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  78              	.LVL3:
  53:Core/Src/periphs/dma.c **** 
  54:Core/Src/periphs/dma.c **** }
  79              		.loc 1 54 1 is_stmt 0 view .LVU11
  80 003c 02B0     		add	sp, sp, #8
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 8
  83              		@ sp needed
  84 003e 10BD     		pop	{r4, pc}
  85              	.L4:
  86              		.align	2
  87              	.L3:
  88 0040 00380240 		.word	1073887232
  89              		.cfi_endproc
  90              	.LFE130:
  92              		.text
  93              	.Letext0:
  94              		.file 2 "/home/love/Documents/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_de
  95              		.file 3 "/home/love/Documents/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint
  96              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
  97              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccvSPrdM.s 			page 4


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
     /tmp/ccvSPrdM.s:18     .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccvSPrdM.s:26     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccvSPrdM.s:88     .text.MX_DMA_Init:0000000000000040 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
