`timescale 1ns/100ps
module tb_full_adder_4bit;


reg [3:0]a,b;

full_adder_4bit FDD1 (.a(a),.b(b));

initial begin
	
	a <= 4'b0010;
	b <= 4'b0100; // 2 + 4 = 6 (0110)
	#20
	a <= 4'b0001;
	b <= 4'b1100; // 1 + 12 = 13 (1101)
	#20
	a <= 4'b1101;
	b <= 4'b1111; // 15 + 13 = 27 (1_1011)
	
	end
endmodule