{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624586419865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624586419866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 24 21:00:19 2021 " "Processing started: Thu Jun 24 21:00:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624586419866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624586419866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624586419867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624586420416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624586420417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/cl_25_24_quartus.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/cl_25_24_quartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 cl_25_24_quartus " "Found entity 1: cl_25_24_quartus" {  } { { "scr/cl_25_24_quartus.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/cl_25_24_quartus.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624586430359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624586430359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/fsm_game.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/fsm_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_game " "Found entity 1: FSM_game" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/FSM_game.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624586430364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624586430364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver640x480 " "Found entity 1: VGA_Driver640x480" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/VGA_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624586430367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624586430367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624586430369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624586430369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/buffer_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/buffer_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram_dp " "Found entity 1: buffer_ram_dp" {  } { { "scr/buffer_ram_dp.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/buffer_ram_dp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624586430372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624586430372 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1624586430562 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1624586430562 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1624586430562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_VGA " "Elaborating entity \"test_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624586430565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk12M test_VGA.v(54) " "Verilog HDL or VHDL warning at test_VGA.v(54): object \"clk12M\" assigned a value but never read" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624586430566 "|test_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 test_VGA.v(101) " "Verilog HDL assignment warning at test_VGA.v(101): truncated value with size 32 to match size of target (2)" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624586430566 "|test_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_VGA.v(153) " "Verilog HDL assignment warning at test_VGA.v(153): truncated value with size 32 to match size of target (4)" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624586430566 "|test_VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DP_RAM_addr_out test_VGA.v(144) " "Verilog HDL Always Construct warning at test_VGA.v(144): inferring latch(es) for variable \"DP_RAM_addr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624586430566 "|test_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_RAM_addr_out\[0\] test_VGA.v(149) " "Inferred latch for \"DP_RAM_addr_out\[0\]\" at test_VGA.v(149)" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624586430566 "|test_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_RAM_addr_out\[1\] test_VGA.v(149) " "Inferred latch for \"DP_RAM_addr_out\[1\]\" at test_VGA.v(149)" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624586430566 "|test_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_RAM_addr_out\[2\] test_VGA.v(149) " "Inferred latch for \"DP_RAM_addr_out\[2\]\" at test_VGA.v(149)" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624586430566 "|test_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_RAM_addr_out\[3\] test_VGA.v(149) " "Inferred latch for \"DP_RAM_addr_out\[3\]\" at test_VGA.v(149)" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624586430566 "|test_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_ram_dp buffer_ram_dp:DP_RAM " "Elaborating entity \"buffer_ram_dp\" for hierarchy \"buffer_ram_dp:DP_RAM\"" {  } { { "scr/test_VGA.v" "DP_RAM" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624586430567 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 15 buffer_ram_dp.v(58) " "Verilog HDL warning at buffer_ram_dp.v(58): number of words (8) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "scr/buffer_ram_dp.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/buffer_ram_dp.v" 58 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1624586430568 "|test_VGA|buffer_ram_dp:DP_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver640x480 VGA_Driver640x480:VGA640x480 " "Elaborating entity \"VGA_Driver640x480\" for hierarchy \"VGA_Driver640x480:VGA640x480\"" {  } { { "scr/test_VGA.v" "VGA640x480" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624586430581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(57) " "Verilog HDL assignment warning at VGA_driver.v(57): truncated value with size 32 to match size of target (10)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/VGA_driver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624586430582 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(58) " "Verilog HDL assignment warning at VGA_driver.v(58): truncated value with size 32 to match size of target (9)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/VGA_driver.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624586430582 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(67) " "Verilog HDL assignment warning at VGA_driver.v(67): truncated value with size 32 to match size of target (9)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/VGA_driver.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624586430582 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(71) " "Verilog HDL assignment warning at VGA_driver.v(71): truncated value with size 32 to match size of target (10)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/VGA_driver.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624586430582 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "buffer_ram_dp:DP_RAM\|ram " "RAM logic \"buffer_ram_dp:DP_RAM\|ram\" is uninferred due to inappropriate RAM size" {  } { { "scr/buffer_ram_dp.v" "ram" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/buffer_ram_dp.v" 38 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1624586430842 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1624586430842 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/db/test_VGA.ram0_buffer_ram_dp_36cfcbbd.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/db/test_VGA.ram0_buffer_ram_dp_36cfcbbd.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1624586430843 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1624586431059 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1624586431059 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1624586431059 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1624586431074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624586431198 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624586431587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624586431777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624586431777 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bntr " "No output dependent on input pin \"bntr\"" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624586431830 "|test_VGA|bntr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bntl " "No output dependent on input pin \"bntl\"" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624586431830 "|test_VGA|bntl"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624586431830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624586431831 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624586431831 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624586431831 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624586431831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624586431860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 24 21:00:31 2021 " "Processing ended: Thu Jun 24 21:00:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624586431860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624586431860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624586431860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624586431860 ""}
