//  Precision RTL Synthesis 2013a.9 (Production Release) Thu Aug  8 04:05:44 PDT 2013
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2013, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 7 stuart@SHDL-1 Service Pack 1 6.01.7601 x86
//  
//  Start time Tue Feb 11 15:43:50 2014

***************************************************************
Device Utilization for v50bg256
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               83      180      46.11%
Global Buffers                    0       4         0.00%
LUTs                              69      1536      4.49%
CLB Slices                        35      768       4.56%
Dffs or Latches                   0       1536      0.00%
Block RAMs                        0       8         0.00%
---------------------------------------------------------------

**********************************************************

Library: work    Cell: range_comparator    View: INTERFACE

**********************************************************

  Cell      Library  References     Total Area

 GND        xcv     1 x
 IBUF       xcv    80 x
 LUT2       xcv    34 x      1     34 LUTs
 LUT4       xcv     3 x      1      3 LUTs
 LUT4_L     xcv    32 x      1     32 LUTs
 MUXCY      xcv     6 x      1      6 MUX CARRYs
 MUXCY_L    xcv    58 x      1     58 MUX CARRYs
 OBUF       xcv     3 x
 VCC        xcv     1 x

 Number of ports :                      83
 Number of nets :                      298
 Number of instances :                 218
 Number of references to this view :     0

Total accumulated area : 
 Number of LUTs :                       69
 Number of MUX CARRYs :                 64
 Number of gates :                      69
 Number of accumulated instances :     218


*****************************
 IO Register Mapping Report
*****************************
Design: work.range_comparator.INTERFACE

+-------------+-----------+----------+----------+----------+
| Port        | Direction |   INFF   |  OUTFF   |  TRIFF   |
+-------------+-----------+----------+----------+----------+
| data(15)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(14)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(13)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(12)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(11)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(10)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(9)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(8)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(7)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(6)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(5)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(4)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(3)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(2)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(1)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(0)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(15)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(14)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(13)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(12)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(11)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(10)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(9)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(8)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(7)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(6)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(5)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(4)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(3)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(2)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(1)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| a(0)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(15)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(14)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(13)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(12)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(11)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(10)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(9)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(8)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(7)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(6)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(5)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(4)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(3)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(2)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(1)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| b(0)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(15)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(14)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(13)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(12)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(11)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(10)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(9)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(8)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(7)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(6)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(5)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(4)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(3)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(2)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(1)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| d(0)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(15)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(14)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(13)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(12)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(11)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(10)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(9)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(8)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(7)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(6)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(5)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(4)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(3)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(2)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(1)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| c(0)        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| pass1       | Output    |          |          |          |
+-------------+-----------+----------+----------+----------+
| pass2       | Output    |          |          |          |
+-------------+-----------+----------+----------+----------+
| pass3       | Output    |          |          |          |
+-------------+-----------+----------+----------+----------+
Total registers mapped: 0
