Analysis & Synthesis report for kd_tree
Wed Apr 14 00:04:38 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: Top-level Entity: |node
 11. Parameter Settings for User Entity Instance: cluster_CE:c_ce
 12. Parameter Settings for User Entity Instance: cluster_CE:c_ce|manhattan:m
 13. Port Connectivity Checks: "cluster_CE:c_ce|manhattan:m"
 14. Port Connectivity Checks: "cluster_CE:c_ce"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages
 18. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 14 00:04:38 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; kd_tree                                     ;
; Top-level Entity Name           ; node                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 114                                         ;
; Total pins                      ; 175                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; node               ; kd_tree            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Iteration limit for constant Verilog loops                                      ; 4294967295         ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 4294967295         ; 250                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------+---------+
; node.v                           ; yes             ; User Verilog HDL File  ; C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v       ;         ;
; manhattan.v                      ; yes             ; User Verilog HDL File  ; C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v  ;         ;
; cluster_CE.v                     ; yes             ; User Verilog HDL File  ; C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimate of Logic utilization (ALMs needed) ; 386                       ;
;                                             ;                           ;
; Combinational ALUT usage for logic          ; 510                       ;
;     -- 7 input functions                    ; 9                         ;
;     -- 6 input functions                    ; 251                       ;
;     -- 5 input functions                    ; 122                       ;
;     -- 4 input functions                    ; 48                        ;
;     -- <=3 input functions                  ; 80                        ;
;                                             ;                           ;
; Dedicated logic registers                   ; 114                       ;
;                                             ;                           ;
; I/O pins                                    ; 175                       ;
;                                             ;                           ;
; Total DSP Blocks                            ; 0                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; command_from_top[4]~input ;
; Maximum fan-out                             ; 127                       ;
; Total fan-out                               ; 3270                      ;
; Average fan-out                             ; 3.36                      ;
+---------------------------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name   ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------+-------------+--------------+
; |node                      ; 510 (424)           ; 114 (114)                 ; 0                 ; 0          ; 175  ; 0            ; |node                 ; node        ; work         ;
;    |cluster_CE:c_ce|       ; 86 (86)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |node|cluster_CE:c_ce ; cluster_CE  ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 114   ;
; Number of registers using Synchronous Clear  ; 96    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 108   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 33:1               ; 2 bits    ; 44 LEs        ; 2 LEs                ; 42 LEs                 ; Yes        ; |node|sorting_axis[0]            ;
; 44:1               ; 24 bits   ; 696 LEs       ; 96 LEs               ; 600 LEs                ; Yes        ; |node|data_to_right[5]~reg0      ;
; 44:1               ; 24 bits   ; 696 LEs       ; 48 LEs               ; 648 LEs                ; Yes        ; |node|data_to_left[7]~reg0       ;
; 29:1               ; 24 bits   ; 456 LEs       ; 72 LEs               ; 384 LEs                ; Yes        ; |node|old_center[14]             ;
; 62:1               ; 2 bits    ; 82 LEs        ; 8 LEs                ; 74 LEs                 ; Yes        ; |node|command_to_right[2]~reg0   ;
; 62:1               ; 2 bits    ; 82 LEs        ; 8 LEs                ; 74 LEs                 ; Yes        ; |node|command_to_left[2]~reg0    ;
; 58:1               ; 2 bits    ; 76 LEs        ; 10 LEs               ; 66 LEs                 ; Yes        ; |node|command_to_right[3]~reg0   ;
; 58:1               ; 2 bits    ; 76 LEs        ; 10 LEs               ; 66 LEs                 ; Yes        ; |node|command_to_left[3]~reg0    ;
; 63:1               ; 24 bits   ; 1008 LEs      ; 48 LEs               ; 960 LEs                ; Yes        ; |node|data_to_top[6]~reg0        ;
; 65:1               ; 2 bits    ; 86 LEs        ; 12 LEs               ; 74 LEs                 ; Yes        ; |node|command_to_top[2]~reg0     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |node|cluster_CE:c_ce|left_1D[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |node ;
+----------------+---------+-------------------------------------------+
; Parameter Name ; Value   ; Type                                      ;
+----------------+---------+-------------------------------------------+
; name           ; unknown ; String                                    ;
+----------------+---------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cluster_CE:c_ce ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; dim            ; 3       ; Signed Integer                    ;
; data_range     ; 255     ; Signed Integer                    ;
; name           ; unknown ; String                            ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cluster_CE:c_ce|manhattan:m ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; dim            ; 3     ; Signed Integer                                  ;
; data_range     ; 255   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cluster_CE:c_ce|manhattan:m"                                                                                                                           ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; a               ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "a[23..1]" will be connected to GND. ;
; b               ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "b[23..1]" will be connected to GND. ;
; dist_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; single_dist_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; done            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cluster_CE:c_ce"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; en      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; stable  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; go_left ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 114                         ;
;     ENA               ; 12                          ;
;     ENA SCLR          ; 96                          ;
;     plain             ; 6                           ;
; arriav_lcell_comb     ; 510                         ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 501                         ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 45                          ;
;         4 data inputs ; 48                          ;
;         5 data inputs ; 122                         ;
;         6 data inputs ; 251                         ;
; boundary_port         ; 175                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 5.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Apr 14 00:04:27 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file kd_tree.v
    Info (12023): Found entity 1: kd_tree File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file node.v
    Info (12023): Found entity 1: node File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cluster_pe.v
    Info (12023): Found entity 1: cluster_PE File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file manhattan.v
    Info (12023): Found entity 1: manhattan File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cluster_ce.v
    Info (12023): Found entity 1: cluster_CE File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cluster_ce_tb.v
    Info (12023): Found entity 1: cluster_ce_tb File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cluster_pe_tb.v
    Info (12023): Found entity 1: cluster_pe_tb File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_pe_tb.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at node.v(57): created implicit net for "distance_calc" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at node.v(130): created implicit net for "left_dne" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 130
Warning (10236): Verilog HDL Implicit Net warning at node.v(131): created implicit net for "right_dne" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 131
Warning (10236): Verilog HDL Implicit Net warning at node.v(132): created implicit net for "both_dne" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 132
Warning (10236): Verilog HDL Implicit Net warning at node.v(133): created implicit net for "left_en" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 133
Warning (10236): Verilog HDL Implicit Net warning at node.v(134): created implicit net for "right_en" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 134
Warning (10236): Verilog HDL Implicit Net warning at node.v(135): created implicit net for "ce_en" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 135
Warning (10236): Verilog HDL Implicit Net warning at node.v(136): created implicit net for "pe_en" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 136
Warning (10236): Verilog HDL Implicit Net warning at node.v(175): created implicit net for "sort_stable" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 175
Warning (10236): Verilog HDL Implicit Net warning at node.v(176): created implicit net for "left_switch" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 176
Warning (10236): Verilog HDL Implicit Net warning at node.v(177): created implicit net for "self_switch" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 177
Warning (10236): Verilog HDL Implicit Net warning at node.v(178): created implicit net for "right_switch" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 178
Warning (10236): Verilog HDL Implicit Net warning at cluster_PE.v(35): created implicit net for "distance_calc" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at cluster_CE.v(23): created implicit net for "A" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at cluster_CE.v(24): created implicit net for "B" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at cluster_CE.v(25): created implicit net for "C" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at cluster_CE.v(36): created implicit net for "point" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at cluster_CE.v(36): created implicit net for "old_center" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at cluster_CE.v(36): created implicit net for "dst_done" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at cluster_ce_tb.v(19): created implicit net for "parent_switch" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v Line: 19
Info (12127): Elaborating entity "node" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at node.v(57): object "distance_calc" assigned a value but never read File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 57
Warning (10036): Verilog HDL or VHDL warning at node.v(136): object "pe_en" assigned a value but never read File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at node.v(45): object "time_to_live" assigned a value but never read File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at node.v(46): object "center" assigned a value but never read File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 46
Warning (10036): Verilog HDL or VHDL warning at node.v(47): object "command_pipe" assigned a value but never read File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at node.v(48): object "data_pipe" assigned a value but never read File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at node.v(53): object "accX" assigned a value but never read File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at node.v(53): object "accY" assigned a value but never read File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at node.v(53): object "accZ" assigned a value but never read File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at node.v(54): object "counter" assigned a value but never read File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at node.v(55): object "new_center" assigned a value but never read File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 55
Warning (10036): Verilog HDL or VHDL warning at node.v(55): object "point" assigned a value but never read File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 55
Warning (10230): Verilog HDL assignment warning at node.v(223): truncated value with size 24 to match size of target (2) File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 223
Warning (10230): Verilog HDL assignment warning at node.v(246): truncated value with size 24 to match size of target (2) File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 246
Warning (10230): Verilog HDL assignment warning at node.v(247): truncated value with size 24 to match size of target (4) File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 247
Warning (10230): Verilog HDL assignment warning at node.v(294): truncated value with size 24 to match size of target (2) File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 294
Warning (10230): Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2) File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 338
Info (10264): Verilog HDL Case Statement information at node.v(379): all case item expressions in this case statement are onehot File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 379
Info (12128): Elaborating entity "cluster_CE" for hierarchy "cluster_CE:c_ce" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v Line: 183
Warning (10230): Verilog HDL assignment warning at cluster_CE.v(27): truncated value with size 32 to match size of target (1) File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v Line: 27
Warning (10034): Output port "go_left" at cluster_CE.v(14) has no driver File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v Line: 14
Info (12128): Elaborating entity "manhattan" for hierarchy "cluster_CE:c_ce|manhattan:m" File: C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v Line: 36
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 687 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 88 input pins
    Info (21059): Implemented 87 output pins
    Info (21061): Implemented 512 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Wed Apr 14 00:04:38 2021
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg.


