From cbc7c9765448217c8abb8e8588d0786cf1a6b6c2 Mon Sep 17 00:00:00 2001
From: Haiying Wang <Haiying.Wang@freescale.com>
Date: Wed, 11 May 2011 12:02:58 -0400
Subject: [PATCH 38/38] usdpaa: add p5020ds usdpaa device trees

Extracted from QorIQ-DPAA-SDK-v1.1-20111026-systembuilder.iso

Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
Signed-off-by: Mingkai Hu <Mingkai.hu@freescale.com>
Signed-off-by: Yashpal Dutta <yashpal.dutta@freescale.com>
Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
---
 arch/powerpc/boot/dts/p5020ds-usdpaa.dts |  218 ++++++++++++++++++++++++++++++
 1 files changed, 218 insertions(+), 0 deletions(-)
 create mode 100644 arch/powerpc/boot/dts/p5020ds-usdpaa.dts

diff --git a/arch/powerpc/boot/dts/p5020ds-usdpaa.dts b/arch/powerpc/boot/dts/p5020ds-usdpaa.dts
new file mode 100644
index 0000000..81fea65
--- /dev/null
+++ b/arch/powerpc/boot/dts/p5020ds-usdpaa.dts
@@ -0,0 +1,218 @@
+/*
+ * P5020DS Device Tree Source
+ *
+ * Copyright 2010-2011 Freescale Semiconductor Inc.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *     * Redistributions of source code must retain the above copyright
+ *       notice, this list of conditions and the following disclaimer.
+ *     * Redistributions in binary form must reproduce the above copyright
+ *       notice, this list of conditions and the following disclaimer in the
+ *       documentation and/or other materials provided with the distribution.
+ *     * Neither the name of Freescale Semiconductor nor the
+ *       names of its contributors may be used to endorse or promote products
+ *       derived from this software without specific prior written permission.
+ *
+ *
+ * ALTERNATIVELY, this software may be distributed under the terms of the
+ * GNU General Public License ("GPL") as published by the Free Software
+ * Foundation, either version 2 of that License or (at your option) any
+ * later version.
+ *
+ * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
+ * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+ * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+ * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
+ * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+ * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+ * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
+ * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+ * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ */
+
+/include/ "p5020ds.dts"
+
+/ {
+	bman-portals@ff4000000 {
+		bman-portal@0 {
+			cpu-handle = <&cpu0>;
+		};
+		bman-portal@4000 {
+			cpu-handle = <&cpu1>;
+		};
+		bman-portal@8000 {
+			fsl,usdpaa-portal;
+			cpu-handle = <&cpu0>;
+		};
+		bman-portal@c000 {
+			fsl,usdpaa-portal;
+			cpu-handle = <&cpu1>;
+		};
+		bman-portal@10000 {
+		};
+		bman-portal@14000 {
+		};
+		bman-portal@18000 {
+		};
+		bman-portal@1c000 {
+		};
+		bman-portal@20000 {
+		};
+		bman-portal@24000 {
+		};
+		/* BPID 0 is used as dynamic FQID allocator */
+		buffer-pool@0 {
+			compatible = "fsl,p5020-bpool", "fsl,bpool";
+			fsl,bpid = <0>;
+			fsl,bpool-cfg = <0 0x100 0 1 0 0x100>;
+		};
+		/* NB: the bpool-ethernet-seeds is not set to avoid buffer seeding,
+		 * because apps seed these pools buffers which are determined only
+		 * at run-time.
+		 * HOWEVER, the kernel driver requires the buffer-size and also
+		 * mis-interprets things if the base-address is zero (hence the
+		 * bogus values).
+		 */
+		bp7: buffer-pool@7 {
+			compatible = "fsl,p5020-bpool", "fsl,bpool";
+			fsl,bpid = <7>;
+			fsl,bpool-ethernet-cfg = <0 0 0 192 0 0xdeadbeef>;
+			fsl,bpool-thresholds = <0x400 0xc00 0x0 0x0>;
+		};
+		bp8: buffer-pool@8 {
+			compatible = "fsl,p5020-bpool", "fsl,bpool";
+			fsl,bpid = <8>;
+			fsl,bpool-ethernet-cfg = <0 0 0 576 0 0xabbaf00d>;
+			fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
+		};
+		bp9: buffer-pool@9 {
+			compatible = "fsl,p5020-bpool", "fsl,bpool";
+			fsl,bpid = <9>;
+			fsl,bpool-ethernet-cfg = <0 0 0 1600 0 0xfeedabba>;
+			fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
+		};
+		bp10: buffer-pool@10 {
+			compatible = "fsl,p5020-bpool", "fsl,bpool";
+			fsl,bpid = <10>;
+			fsl,bpool-thresholds = <0x10 0x30 0x0 0x0>;
+		};
+		bp11: buffer-pool@11 {
+			compatible = "fsl,p5020-bpool", "fsl,bpool";
+			fsl,bpid = <11>;
+			fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
+		};
+		bp12: buffer-pool@12 {
+			compatible = "fsl,p5020-bpool", "fsl,bpool";
+			fsl,bpid = <12>;
+			fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
+		};
+	};
+
+	qman-portals@ff4200000 {
+		qportal0: qman-portal@0 {
+			cpu-handle = <&cpu0>;
+			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3>;
+		};
+
+		qportal1: qman-portal@4000 {
+			cpu-handle = <&cpu1>;
+			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3>;
+		};
+
+		qportal2: qman-portal@8000 {
+			fsl,usdpaa-portal;
+			cpu-handle = <&cpu0>;
+			fsl,qman-pool-channels = <&qpool4 &qpool5 &qpool6
+						  &qpool7 &qpool8 &qpool9
+						  &qpool10 &qpool11 &qpool12
+						  &qpool13 &qpool14 &qpool15>;
+		};
+
+		qportal3: qman-portal@c000 {
+			fsl,usdpaa-portal;
+			cpu-handle = <&cpu1>;
+			fsl,qman-pool-channels = <&qpool4 &qpool5 &qpool6
+						  &qpool7 &qpool8 &qpool9
+						  &qpool10 &qpool11 &qpool12
+						  &qpool13 &qpool14 &qpool15>;
+		};
+
+		qportal4: qman-portal@10000 {
+			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3>;
+		};
+
+		qportal5: qman-portal@14000 {
+			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3>;
+		};
+
+		qportal6: qman-portal@18000 {
+			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3>;
+		};
+
+		qportal7: qman-portal@1c000 {
+			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3>;
+		};
+
+		qportal8: qman-portal@20000 {
+			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3>;
+		};
+
+		qportal9: qman-portal@24000 {
+			fsl,qman-pool-channels = <&qpool1 &qpool2 &qpool3>;
+		};
+	};
+
+	fsl,dpaa {
+		ethernet@0 {
+			compatible = "fsl,p5020-dpa-ethernet-init", "fsl,dpa-ethernet-init";
+			fsl,bman-buffer-pools = <&bp7 &bp8 &bp9>;
+			fsl,qman-channel = <&qpool4>;
+			fsl,qman-frame-queues-rx = <0x50 1 0x51 1>;
+			fsl,qman-frame-queues-tx = <0x70 1 0x71 1>;
+		};
+		ethernet@1 {
+			compatible = "fsl,p5020-dpa-ethernet-init", "fsl,dpa-ethernet-init";
+			fsl,bman-buffer-pools = <&bp7 &bp8 &bp9>;
+			fsl,qman-channel = <&qpool4>;
+			fsl,qman-frame-queues-rx = <0x52 1 0x53 1>;
+			fsl,qman-frame-queues-tx = <0x72 1 0x73 1>;
+		};
+		ethernet@2 {
+			compatible = "fsl,p5020-dpa-ethernet-init", "fsl,dpa-ethernet-init";
+			fsl,bman-buffer-pools = <&bp7 &bp8 &bp9>;
+			fsl,qman-channel = <&qpool4>;
+			fsl,qman-frame-queues-rx = <0x54 1 0x55 1>;
+			fsl,qman-frame-queues-tx = <0x74 1 0x75 1>;
+		};
+		ethernet@3 {
+			compatible = "fsl,p5020-dpa-ethernet-init", "fsl,dpa-ethernet-init";
+			fsl,bman-buffer-pools = <&bp7 &bp8 &bp9>;
+			fsl,qman-channel = <&qpool4>;
+			fsl,qman-frame-queues-rx = <0x56 1 0x57 1>;
+			fsl,qman-frame-queues-tx = <0x76 1 0x77 1>;
+		};
+		ethernet@4 {
+			compatible = "fsl,p5020-dpa-ethernet-init", "fsl,dpa-ethernet-init";
+			fsl,bman-buffer-pools = <&bp7 &bp8 &bp9>;
+			fsl,qman-channel = <&qpool4>;
+			fsl,qman-frame-queues-rx = <0x58 1 0x59 1>;
+			fsl,qman-frame-queues-tx = <0x78 1 0x79 1>;
+		};
+		ethernet@5 {
+			compatible = "fsl,p5020-dpa-ethernet-init", "fsl,dpa-ethernet-init";
+			fsl,bman-buffer-pools = <&bp7 &bp8 &bp9>;
+			fsl,qman-channel = <&qpool4>;
+			fsl,qman-frame-queues-rx = <0x5a 1 0x5b 1>;
+			fsl,qman-frame-queues-tx = <0x7a 1 0x7b 1>;
+		};
+		dpa-fman0-oh@1 {
+			compatible = "fsl,dpa-oh";
+			/* Define frame queues for the OH port*/
+			/* <OH Rx error, OH Rx default> */
+			fsl,qman-frame-queues-oh = <0x68 1 0x69 1>;
+			fsl,fman-oh-port = <&fman0_oh1>;
+		};
+	};
+};
-- 
1.7.0.4

