Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: lab06sch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab06sch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab06sch"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : lab06sch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\counter.vf" into library work
Parsing module <FTC_HXILINX_counter>.
Parsing module <counter>.
Analyzing Verilog file "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\segment.vf" into library work
Parsing module <segment>.
Analyzing Verilog file "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\mux84.vf" into library work
Parsing module <M2_1_HXILINX_mux84>.
Parsing module <mux84>.
Analyzing Verilog file "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\counter0099.vf" into library work
Parsing module <FTC_HXILINX_counter0099>.
Parsing module <counter_MUSER_counter0099>.
Parsing module <counter0099>.
Analyzing Verilog file "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\Comparator.vf" into library work
Parsing module <COMP4_HXILINX_Comparator>.
Parsing module <Comparator>.
Analyzing Verilog file "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\ClockDivider.vf" into library work
Parsing module <ClockDivider>.
Analyzing Verilog file "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\lab06sch.vf" into library work
Parsing module <FTC_HXILINX_lab06sch>.
Parsing module <COMP4_HXILINX_lab06sch>.
Parsing module <M2_1_HXILINX_lab06sch>.
Parsing module <ClockDivider_MUSER_lab06sch>.
Parsing module <Comparator_MUSER_lab06sch>.
Parsing module <segment_MUSER_lab06sch>.
Parsing module <mux84_MUSER_lab06sch>.
Parsing module <counter_MUSER_lab06sch>.
Parsing module <counter0099_MUSER_lab06sch>.
Parsing module <lab06sch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab06sch>.

Elaborating module <ClockDivider_MUSER_lab06sch>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <INV>.

Elaborating module <segment_MUSER_lab06sch>.

Elaborating module <AND2>.

Elaborating module <OR4>.

Elaborating module <OR3>.

Elaborating module <AND3>.

Elaborating module <OR5>.

Elaborating module <OR2>.

Elaborating module <counter0099_MUSER_lab06sch>.

Elaborating module <counter_MUSER_lab06sch>.

Elaborating module <VCC>.

Elaborating module <FTC_HXILINX_lab06sch>.

Elaborating module <AND2B1>.

Elaborating module <mux84_MUSER_lab06sch>.

Elaborating module <M2_1_HXILINX_lab06sch>.

Elaborating module <Comparator_MUSER_lab06sch>.

Elaborating module <COMP4_HXILINX_lab06sch>.

Elaborating module <GND>.

Elaborating module <FDC_1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab06sch>.
    Related source file is "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\lab06sch.vf".
    Summary:
	no macro.
Unit <lab06sch> synthesized.

Synthesizing Unit <ClockDivider_MUSER_lab06sch>.
    Related source file is "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\lab06sch.vf".
    Summary:
	no macro.
Unit <ClockDivider_MUSER_lab06sch> synthesized.

Synthesizing Unit <segment_MUSER_lab06sch>.
    Related source file is "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\lab06sch.vf".
    Summary:
	no macro.
Unit <segment_MUSER_lab06sch> synthesized.

Synthesizing Unit <counter0099_MUSER_lab06sch>.
    Related source file is "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\lab06sch.vf".
    Set property "HU_SET = XLXI_5_20" for instance <XLXI_5>.
    Summary:
	no macro.
Unit <counter0099_MUSER_lab06sch> synthesized.

Synthesizing Unit <counter_MUSER_lab06sch>.
    Related source file is "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\lab06sch.vf".
    Set property "HU_SET = XLXI_26_16" for instance <XLXI_26>.
    Set property "HU_SET = XLXI_27_19" for instance <XLXI_27>.
    Set property "HU_SET = XLXI_28_17" for instance <XLXI_28>.
    Set property "HU_SET = XLXI_29_18" for instance <XLXI_29>.
    Summary:
	no macro.
Unit <counter_MUSER_lab06sch> synthesized.

Synthesizing Unit <FTC_HXILINX_lab06sch>.
    Related source file is "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\lab06sch.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_lab06sch> synthesized.

Synthesizing Unit <mux84_MUSER_lab06sch>.
    Related source file is "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\lab06sch.vf".
    Set property "HU_SET = XLXI_1_12" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_13" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_6_14" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_15" for instance <XLXI_7>.
    Summary:
	no macro.
Unit <mux84_MUSER_lab06sch> synthesized.

Synthesizing Unit <M2_1_HXILINX_lab06sch>.
    Related source file is "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\lab06sch.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_lab06sch> synthesized.

Synthesizing Unit <Comparator_MUSER_lab06sch>.
    Related source file is "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\lab06sch.vf".
    Set property "HU_SET = XLXI_2_11" for instance <XLXI_2>.
    Summary:
	no macro.
Unit <Comparator_MUSER_lab06sch> synthesized.

Synthesizing Unit <COMP4_HXILINX_lab06sch>.
    Related source file is "D:\CE\2-1\01076006 Digital System Fundamentals\Lab\lab06\lab06sch.vf".
    Found 1-bit comparator equal for signal <A0_B0_equal_1_o> created at line 61
    Found 1-bit comparator equal for signal <A1_B1_equal_2_o> created at line 61
    Found 1-bit comparator equal for signal <A2_B2_equal_3_o> created at line 61
    Found 1-bit comparator equal for signal <A3_B3_equal_4_o> created at line 61
    Summary:
	inferred   4 Comparator(s).
Unit <COMP4_HXILINX_lab06sch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 9
 1-bit register                                        : 9
# Comparators                                          : 4
 1-bit comparator equal                                : 4
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27
# Comparators                                          : 4
 1-bit comparator equal                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ClockDivider_MUSER_lab06sch> ...

Optimizing unit <counter_MUSER_lab06sch> ...

Optimizing unit <segment_MUSER_lab06sch> ...

Optimizing unit <XLXI_364/XLXI_1> ...

Optimizing unit <XLXI_364/XLXI_3> ...

Optimizing unit <XLXI_364/XLXI_6> ...

Optimizing unit <XLXI_364/XLXI_7> ...

Optimizing unit <lab06sch> ...

Optimizing unit <COMP4_HXILINX_lab06sch> ...

Optimizing unit <FTC_HXILINX_lab06sch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab06sch, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab06sch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 96
#      AND2                        : 20
#      AND2B1                      : 2
#      AND3                        : 5
#      INV                         : 53
#      LUT3                        : 4
#      LUT4                        : 1
#      LUT5                        : 1
#      OR2                         : 3
#      OR3                         : 2
#      OR4                         : 3
#      OR5                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 27
#      FD                          : 17
#      FD_1                        : 1
#      FDCE                        : 9
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              27  out of  11440     0%  
 Number of Slice LUTs:                   59  out of   5720     1%  
    Number used as Logic:                59  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     86
   Number with an unused Flip Flop:      59  out of     86    68%  
   Number with an unused LUT:            27  out of     86    31%  
   Number of fully used LUT-FF pairs:     0  out of     86     0%  
   Number of unique control sets:        27

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    102    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
XLXI_345/XLXN_61                   | NONE(XLXI_345/XLXI_59)            | 1     |
XLXI_345/XLXN_59                   | NONE(XLXI_345/XLXI_57)            | 1     |
XLXI_345/XLXN_57                   | NONE(XLXI_345/XLXI_55)            | 1     |
XLXI_345/XLXN_55                   | NONE(XLXI_345/XLXI_53)            | 1     |
XLXI_345/XLXN_52                   | NONE(XLXI_345/XLXI_51)            | 1     |
XLXI_345/XLXN_50                   | NONE(XLXI_345/XLXI_49)            | 1     |
XLXI_345/XLXN_48                   | NONE(XLXI_345/XLXI_47)            | 1     |
XLXI_345/XLXN_46                   | NONE(XLXI_345/XLXI_45)            | 1     |
XLXI_345/XLXN_25                   | NONE(XLXI_345/XLXI_43)            | 1     |
XLXI_345/XLXN_23                   | NONE(XLXI_345/XLXI_25)            | 1     |
XLXI_345/XLXN_21                   | NONE(XLXI_345/XLXI_23)            | 1     |
XLXI_345/XLXN_19                   | NONE(XLXI_345/XLXI_21)            | 1     |
XLXI_345/XLXN_16                   | NONE(XLXI_345/XLXI_19)            | 1     |
XLXI_345/XLXN_14                   | NONE(XLXI_345/XLXI_17)            | 1     |
XLXI_345/XLXN_5                    | NONE(XLXI_345/XLXI_15)            | 1     |
XLXI_345/XLXN_2                    | NONE(XLXI_345/XLXI_9)             | 1     |
OSC                                | BUFGP                             | 1     |
XLXN_117(XLXI_348:O)               | NONE(*)(XLXI_358/XLXI_1/XLXI_29/Q)| 4     |
XLXI_358/XLXI_5/Q                  | NONE(XLXI_358/XLXI_3/XLXI_29/Q)   | 4     |
XLXI_358/XLXN_23(XLXI_358/XLXI_2:O)| NONE(*)(XLXI_358/XLXI_5/Q)        | 1     |
PB5                                | IBUF+BUFG                         | 1     |
-----------------------------------+-----------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.864ns (Maximum Frequency: 258.782MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 9.773ns
   Maximum combinational path delay: 6.703ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_61'
  Clock period: 2.497ns (frequency: 400.416MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.497ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_59 (FF)
  Destination:       XLXI_345/XLXI_59 (FF)
  Source Clock:      XLXI_345/XLXN_61 falling
  Destination Clock: XLXI_345/XLXN_61 falling

  Data Path: XLXI_345/XLXI_59 to XLXI_345/XLXI_59
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_59 (XLXI_345/XLXN_64)
     INV:I->O              8   0.568   0.802  XLXI_345/XLXI_60 (Common0_OBUF)
     FD:D                      0.102          XLXI_345/XLXI_59
    ----------------------------------------
    Total                      2.497ns (1.117ns logic, 1.380ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_59'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_57 (FF)
  Destination:       XLXI_345/XLXI_57 (FF)
  Source Clock:      XLXI_345/XLXN_59 falling
  Destination Clock: XLXI_345/XLXN_59 falling

  Data Path: XLXI_345/XLXI_57 to XLXI_345/XLXI_57
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_57 (XLXI_345/XLXN_61)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_58 (XLXI_345/XLXN_68)
     FD:D                      0.102          XLXI_345/XLXI_57
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_57'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_55 (FF)
  Destination:       XLXI_345/XLXI_55 (FF)
  Source Clock:      XLXI_345/XLXN_57 falling
  Destination Clock: XLXI_345/XLXN_57 falling

  Data Path: XLXI_345/XLXI_55 to XLXI_345/XLXI_55
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_55 (XLXI_345/XLXN_59)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_56 (XLXI_345/XLXN_60)
     FD:D                      0.102          XLXI_345/XLXI_55
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_55'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_53 (FF)
  Destination:       XLXI_345/XLXI_53 (FF)
  Source Clock:      XLXI_345/XLXN_55 falling
  Destination Clock: XLXI_345/XLXN_55 falling

  Data Path: XLXI_345/XLXI_53 to XLXI_345/XLXI_53
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_53 (XLXI_345/XLXN_57)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_54 (XLXI_345/XLXN_58)
     FD:D                      0.102          XLXI_345/XLXI_53
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_52'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_51 (FF)
  Destination:       XLXI_345/XLXI_51 (FF)
  Source Clock:      XLXI_345/XLXN_52 falling
  Destination Clock: XLXI_345/XLXN_52 falling

  Data Path: XLXI_345/XLXI_51 to XLXI_345/XLXI_51
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_51 (XLXI_345/XLXN_55)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_52 (XLXI_345/XLXN_56)
     FD:D                      0.102          XLXI_345/XLXI_51
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_50'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_49 (FF)
  Destination:       XLXI_345/XLXI_49 (FF)
  Source Clock:      XLXI_345/XLXN_50 falling
  Destination Clock: XLXI_345/XLXN_50 falling

  Data Path: XLXI_345/XLXI_49 to XLXI_345/XLXI_49
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_49 (XLXI_345/XLXN_52)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_50 (XLXI_345/XLXN_54)
     FD:D                      0.102          XLXI_345/XLXI_49
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_48'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_47 (FF)
  Destination:       XLXI_345/XLXI_47 (FF)
  Source Clock:      XLXI_345/XLXN_48 falling
  Destination Clock: XLXI_345/XLXN_48 falling

  Data Path: XLXI_345/XLXI_47 to XLXI_345/XLXI_47
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_47 (XLXI_345/XLXN_50)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_48 (XLXI_345/XLXN_51)
     FD:D                      0.102          XLXI_345/XLXI_47
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_46'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_45 (FF)
  Destination:       XLXI_345/XLXI_45 (FF)
  Source Clock:      XLXI_345/XLXN_46 falling
  Destination Clock: XLXI_345/XLXN_46 falling

  Data Path: XLXI_345/XLXI_45 to XLXI_345/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_45 (XLXI_345/XLXN_48)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_46 (XLXI_345/XLXN_49)
     FD:D                      0.102          XLXI_345/XLXI_45
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_25'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_43 (FF)
  Destination:       XLXI_345/XLXI_43 (FF)
  Source Clock:      XLXI_345/XLXN_25 falling
  Destination Clock: XLXI_345/XLXN_25 falling

  Data Path: XLXI_345/XLXI_43 to XLXI_345/XLXI_43
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_43 (XLXI_345/XLXN_46)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_44 (XLXI_345/XLXN_47)
     FD:D                      0.102          XLXI_345/XLXI_43
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_23'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_25 (FF)
  Destination:       XLXI_345/XLXI_25 (FF)
  Source Clock:      XLXI_345/XLXN_23 falling
  Destination Clock: XLXI_345/XLXN_23 falling

  Data Path: XLXI_345/XLXI_25 to XLXI_345/XLXI_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_25 (XLXI_345/XLXN_25)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_26 (XLXI_345/XLXN_26)
     FD:D                      0.102          XLXI_345/XLXI_25
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_21'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_23 (FF)
  Destination:       XLXI_345/XLXI_23 (FF)
  Source Clock:      XLXI_345/XLXN_21 falling
  Destination Clock: XLXI_345/XLXN_21 falling

  Data Path: XLXI_345/XLXI_23 to XLXI_345/XLXI_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_23 (XLXI_345/XLXN_23)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_24 (XLXI_345/XLXN_24)
     FD:D                      0.102          XLXI_345/XLXI_23
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_19'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_21 (FF)
  Destination:       XLXI_345/XLXI_21 (FF)
  Source Clock:      XLXI_345/XLXN_19 falling
  Destination Clock: XLXI_345/XLXN_19 falling

  Data Path: XLXI_345/XLXI_21 to XLXI_345/XLXI_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_21 (XLXI_345/XLXN_21)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_22 (XLXI_345/XLXN_22)
     FD:D                      0.102          XLXI_345/XLXI_21
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_19 (FF)
  Destination:       XLXI_345/XLXI_19 (FF)
  Source Clock:      XLXI_345/XLXN_16 falling
  Destination Clock: XLXI_345/XLXN_16 falling

  Data Path: XLXI_345/XLXI_19 to XLXI_345/XLXI_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_19 (XLXI_345/XLXN_19)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_20 (XLXI_345/XLXN_20)
     FD:D                      0.102          XLXI_345/XLXI_19
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_14'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_17 (FF)
  Destination:       XLXI_345/XLXI_17 (FF)
  Source Clock:      XLXI_345/XLXN_14 falling
  Destination Clock: XLXI_345/XLXN_14 falling

  Data Path: XLXI_345/XLXI_17 to XLXI_345/XLXI_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_17 (XLXI_345/XLXN_16)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_18 (XLXI_345/XLXN_17)
     FD:D                      0.102          XLXI_345/XLXI_17
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_5'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_15 (FF)
  Destination:       XLXI_345/XLXI_15 (FF)
  Source Clock:      XLXI_345/XLXN_5 falling
  Destination Clock: XLXI_345/XLXN_5 falling

  Data Path: XLXI_345/XLXI_15 to XLXI_345/XLXI_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_15 (XLXI_345/XLXN_14)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_16 (XLXI_345/XLXN_15)
     FD:D                      0.102          XLXI_345/XLXI_15
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXN_2'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_9 (FF)
  Destination:       XLXI_345/XLXI_9 (FF)
  Source Clock:      XLXI_345/XLXN_2 falling
  Destination Clock: XLXI_345/XLXN_2 falling

  Data Path: XLXI_345/XLXI_9 to XLXI_345/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_9 (XLXI_345/XLXN_5)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_10 (XLXI_345/XLXN_7)
     FD:D                      0.102          XLXI_345/XLXI_9
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_6 (FF)
  Destination:       XLXI_345/XLXI_6 (FF)
  Source Clock:      OSC rising
  Destination Clock: OSC rising

  Data Path: XLXI_345/XLXI_6 to XLXI_345/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_6 (XLXI_345/XLXN_2)
     INV:I->O              2   0.568   0.616  XLXI_345/XLXI_8 (XLXI_345/XLXN_3)
     FD:D                      0.102          XLXI_345/XLXI_6
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_117'
  Clock period: 3.864ns (frequency: 258.782MHz)
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Delay:               3.864ns (Levels of Logic = 3)
  Source:            XLXI_358/XLXI_1/XLXI_26/Q (FF)
  Destination:       XLXI_358/XLXI_1/XLXI_29/Q (FF)
  Source Clock:      XLXN_117 rising
  Destination Clock: XLXN_117 rising

  Data Path: XLXI_358/XLXI_1/XLXI_26/Q to XLXI_358/XLXI_1/XLXI_29/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   1.147  Q (Q)
     end scope: 'XLXI_358/XLXI_1/XLXI_26:Q'
     AND2:I1->O            1   0.223   0.944  XLXI_358/XLXI_1/XLXI_37 (XLXI_358/XLXI_1/XLXN_62)
     OR2:I0->O             1   0.203   0.579  XLXI_358/XLXI_1/XLXI_40 (XLXI_358/XLXI_1/XLXN_74)
     begin scope: 'XLXI_358/XLXI_1/XLXI_29:T'
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      3.864ns (1.195ns logic, 2.669ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_358/XLXI_5/Q'
  Clock period: 3.835ns (frequency: 260.732MHz)
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Delay:               3.835ns (Levels of Logic = 3)
  Source:            XLXI_358/XLXI_3/XLXI_26/Q (FF)
  Destination:       XLXI_358/XLXI_3/XLXI_29/Q (FF)
  Source Clock:      XLXI_358/XLXI_5/Q falling
  Destination Clock: XLXI_358/XLXI_5/Q falling

  Data Path: XLXI_358/XLXI_3/XLXI_26/Q to XLXI_358/XLXI_3/XLXI_29/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   1.118  Q (Q)
     end scope: 'XLXI_358/XLXI_3/XLXI_26:Q'
     AND2:I1->O            1   0.223   0.944  XLXI_358/XLXI_3/XLXI_37 (XLXI_358/XLXI_3/XLXN_62)
     OR2:I0->O             1   0.203   0.579  XLXI_358/XLXI_3/XLXI_40 (XLXI_358/XLXI_3/XLXN_74)
     begin scope: 'XLXI_358/XLXI_3/XLXI_29:T'
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      3.835ns (1.195ns logic, 2.640ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_358/XLXN_23'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_358/XLXI_5/Q (FF)
  Destination:       XLXI_358/XLXI_5/Q (FF)
  Source Clock:      XLXI_358/XLXN_23 rising
  Destination Clock: XLXI_358/XLXN_23 rising

  Data Path: XLXI_358/XLXI_5/Q to XLXI_358/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_358/XLXI_5/Q'
  Total number of paths / destination ports: 46 / 8
-------------------------------------------------------------------------
Offset:              8.370ns (Levels of Logic = 7)
  Source:            XLXI_358/XLXI_3/XLXI_26/Q (FF)
  Destination:       a (PAD)
  Source Clock:      XLXI_358/XLXI_5/Q falling

  Data Path: XLXI_358/XLXI_3/XLXI_26/Q to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   0.774  Q (Q)
     end scope: 'XLXI_358/XLXI_3/XLXI_26:Q'
     begin scope: 'XLXI_364/XLXI_1:D1'
     LUT3:I2->O           13   0.205   0.932  Mmux_O11 (O)
     end scope: 'XLXI_364/XLXI_1:O'
     INV:I->O              1   0.568   0.944  XLXI_347/XLXI_2 (XLXI_347/XLXN_2)
     AND2:I0->O            1   0.203   0.827  XLXI_347/XLXI_3 (XLXI_347/XLXN_8)
     OR4:I2->O             1   0.320   0.579  XLXI_347/XLXI_5 (a_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                      8.370ns (4.314ns logic, 4.056ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_117'
  Total number of paths / destination ports: 46 / 8
-------------------------------------------------------------------------
Offset:              8.501ns (Levels of Logic = 7)
  Source:            XLXI_358/XLXI_1/XLXI_26/Q (FF)
  Destination:       a (PAD)
  Source Clock:      XLXN_117 rising

  Data Path: XLXI_358/XLXI_1/XLXI_26/Q to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   0.907  Q (Q)
     end scope: 'XLXI_358/XLXI_1/XLXI_26:Q'
     begin scope: 'XLXI_364/XLXI_1:D0'
     LUT3:I1->O           13   0.203   0.932  Mmux_O11 (O)
     end scope: 'XLXI_364/XLXI_1:O'
     INV:I->O              1   0.568   0.944  XLXI_347/XLXI_2 (XLXI_347/XLXN_2)
     AND2:I0->O            1   0.203   0.827  XLXI_347/XLXI_3 (XLXI_347/XLXN_8)
     OR4:I2->O             1   0.320   0.579  XLXI_347/XLXI_5 (a_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                      8.501ns (4.312ns logic, 4.189ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_345/XLXN_61'
  Total number of paths / destination ports: 44 / 9
-------------------------------------------------------------------------
Offset:              9.773ns (Levels of Logic = 7)
  Source:            XLXI_345/XLXI_59 (FF)
  Destination:       a (PAD)
  Source Clock:      XLXI_345/XLXN_61 falling

  Data Path: XLXI_345/XLXI_59 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_345/XLXI_59 (XLXI_345/XLXN_64)
     INV:I->O              8   0.568   1.031  XLXI_345/XLXI_60 (Common0_OBUF)
     begin scope: 'XLXI_364/XLXI_6:S0'
     LUT3:I0->O           13   0.205   0.932  Mmux_O11 (O)
     end scope: 'XLXI_364/XLXI_6:O'
     INV:I->O              1   0.568   0.924  XLXI_347/XLXI_1 (XLXI_347/XLXN_1)
     AND2:I1->O            1   0.223   0.827  XLXI_347/XLXI_3 (XLXI_347/XLXN_8)
     OR4:I2->O             1   0.320   0.579  XLXI_347/XLXI_5 (a_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                      9.773ns (4.902ns logic, 4.871ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PB5'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.744ns (Levels of Logic = 2)
  Source:            XLXI_368/XLXI_8 (FF)
  Destination:       Buzzer (PAD)
  Source Clock:      PB5 falling

  Data Path: XLXI_368/XLXI_8 to Buzzer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.447   0.944  XLXI_368/XLXI_8 (XLXI_368/XLXN_16)
     AND3:I0->O            1   0.203   0.579  XLXI_368/XLXI_9 (Buzzer_OBUF)
     OBUF:I->O                 2.571          Buzzer_OBUF (Buzzer)
    ----------------------------------------
    Total                      4.744ns (3.221ns logic, 1.523ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.703ns (Levels of Logic = 4)
  Source:            PB5 (PAD)
  Destination:       Buzzer (PAD)

  Data Path: PB5 to Buzzer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  PB5_IBUF (PB5_IBUF)
     INV:I->O              1   0.568   0.924  XLXI_368/XLXI_10 (XLXI_368/XLXN_18)
     AND3:I1->O            1   0.223   0.579  XLXI_368/XLXI_9 (Buzzer_OBUF)
     OBUF:I->O                 2.571          Buzzer_OBUF (Buzzer)
    ----------------------------------------
    Total                      6.703ns (4.584ns logic, 2.119ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    2.312|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_14
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_14|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_16
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_16|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_19
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_19|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_345/XLXN_2|         |         |    2.312|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_21
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_21|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_23
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_23|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_25
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_25|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_46
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_46|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_48
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_48|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_345/XLXN_5|         |         |    2.312|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_50
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_50|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_52
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_52|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_55
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_55|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_57
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_57|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_59
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_59|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_61
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_345/XLXN_61|         |         |    2.497|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_358/XLXI_5/Q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_358/XLXI_5/Q|         |         |    3.835|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_358/XLXN_23
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_358/XLXN_23|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_117
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_117       |    3.864|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.40 secs
 
--> 

Total memory usage is 4495232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

