$date
	Sun Feb  5 16:06:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_using_always_tb $end
$var wire 1 ! gnt_1 $end
$var wire 1 " gnt_0 $end
$var reg 1 # clock $end
$var reg 1 $ req_0 $end
$var reg 1 % req_1 $end
$var reg 1 & reset $end
$scope module m1 $end
$var wire 1 # clock $end
$var wire 1 $ req_0 $end
$var wire 1 % req_1 $end
$var wire 1 & reset $end
$var reg 1 " gnt_0 $end
$var reg 1 ! gnt_1 $end
$var reg 3 ' next_state [2:0] $end
$var reg 3 ( state [2:0] $end
$scope begin FSM_COMBO $end
$upscope $end
$scope begin FSM_SEQ $end
$upscope $end
$scope begin OUTPUT_LOGIC $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
x%
x$
1#
0"
0!
$end
#1
0#
#2
1#
#3
0#
#4
1#
#5
0#
#6
1#
#7
0#
#8
1#
#9
0#
#10
b1 (
b1 '
1#
0%
0$
1&
#11
0#
#12
1#
#13
0#
#14
1#
#15
0#
#16
1#
#17
0#
#18
1#
#19
0#
#20
1#
0&
#21
0#
#22
1#
#23
0#
#24
1#
#25
0#
#26
1#
#27
0#
#28
1#
#29
0#
#30
b10 '
1#
1$
#31
0#
#32
b10 (
1#
#33
0#
#34
1"
1#
#35
0#
#36
1#
#37
0#
#38
1#
#39
0#
#40
b1 '
1#
0$
#41
0#
#42
b1 (
1#
#43
0#
#44
0"
1#
#45
0#
#46
1#
#47
0#
#48
1#
#49
0#
#50
b100 '
1#
1%
#51
0#
#52
b100 (
1#
#53
0#
#54
1!
1#
#55
0#
#56
1#
#57
0#
#58
1#
#59
0#
#60
b1 '
1#
0%
#61
0#
#62
b1 (
1#
#63
0#
#64
0!
1#
#65
0#
#66
1#
#67
0#
#68
1#
#69
0#
#70
b10 '
1#
1%
1$
#71
0#
#72
b10 (
1#
#73
0#
#74
1"
1#
#75
0#
#76
1#
#77
0#
#78
1#
#79
0#
#80
1#
