#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008638e0 .scope module, "RegisterSignalTestbench" "RegisterSignalTestbench" 2 3;
 .timescale 0 0;
v0000000000992850_0 .net "clock", 0 0, v0000000000857aa0_0;  1 drivers
v00000000009928f0_0 .net "in", 0 0, v0000000000992670_0;  1 drivers
v00000000008b7be0_0 .net "out", 0 0, v0000000000857740_0;  1 drivers
v00000000008b7500_0 .net "reset", 0 0, v00000000009927b0_0;  1 drivers
S_0000000000866670 .scope module, "register" "RegisterSignal" 2 6, 3 3 0, S_00000000008638e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "reset"
P_000000000085b070 .param/l "A" 0 3 8, C4<00000000000000000000000000000000>;
P_000000000085b0a8 .param/l "B" 0 3 8, C4<00000000000000000000000000000001>;
v0000000000992fe0_0 .net "clock", 0 0, v0000000000857aa0_0;  alias, 1 drivers
v00000000009930b0_0 .net "in", 0 0, v0000000000992670_0;  alias, 1 drivers
v00000000008667f0_0 .var "ns", 0 0;
v0000000000857740_0 .var "out", 0 0;
v00000000008577e0_0 .var "ps", 0 0;
v0000000000857880_0 .net "reset", 0 0, v00000000009927b0_0;  alias, 1 drivers
E_0000000000861a70 .event posedge, v0000000000857880_0, v0000000000992fe0_0;
E_0000000000861e70 .event posedge, v0000000000992fe0_0;
S_0000000000857920 .scope module, "tester" "Tester" 2 7, 2 22 0, S_00000000008638e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "out"
    .port_info 1 /OUTPUT 1 "in"
    .port_info 2 /OUTPUT 1 "clock"
    .port_info 3 /OUTPUT 1 "reset"
P_0000000000861c70 .param/l "stimDelay" 0 2 32, +C4<00000000000000000000000000010100>;
v0000000000857aa0_0 .var "clock", 0 0;
v0000000000992670_0 .var "in", 0 0;
v0000000000992710_0 .net "out", 0 0, v0000000000857740_0;  alias, 1 drivers
v00000000009927b0_0 .var "reset", 0 0;
    .scope S_0000000000866670;
T_0 ;
    %wait E_0000000000861e70;
    %load/vec4 v00000000008577e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000008667f0_0, 0, 1;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v00000000009930b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008667f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000857740_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008667f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000857740_0, 0, 1;
T_0.5 ;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v00000000009930b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008667f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000857740_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008667f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000857740_0, 0, 1;
T_0.7 ;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000866670;
T_1 ;
    %wait E_0000000000861a70;
    %load/vec4 v0000000000857880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000857740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008577e0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000008667f0_0;
    %store/vec4 v00000000008577e0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000857920;
T_2 ;
    %vpi_call 2 28 "$display", "\011\011 clock  reset  in\011 out \011    Time " {0 0 0};
    %vpi_call 2 29 "$monitor", "\011\011 %b\011 %b\011 %b\011 %b", v0000000000857aa0_0, v00000000009927b0_0, v0000000000992670_0, v0000000000992710_0, $time {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000000857920;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009927b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000992670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000857aa0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009927b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000857aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000992670_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000857aa0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000857aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000992670_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000857aa0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000857aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000992670_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000857aa0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000857aa0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000857aa0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000857aa0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000857aa0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000857aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000992670_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000857aa0_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000008638e0;
T_4 ;
    %vpi_call 2 11 "$dumpfile", "RegisterSignal.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000000000866670 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterSignalTestbench.v";
    "./RegisterSignal.v";
