// Seed: 2712979056
`default_nettype id_1 `timescale 1 ps / 1 ps `celldefine `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_7 = 1;
  logic id_7 = 1;
endmodule
