<!DOCTYPE html>

<html lang="en" data-content_root="../../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>CXL Driver Operation &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../../_static/alabaster.css?v=a152c8ac" />
    <script src="../../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../../_static/doctools.js?v=888ff710"></script>
    <script src="../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="Single Device" href="example-configurations/single-device.html" />
    <link rel="prev" title="Linux Init (Early Boot)" href="early-boot.html" />
   
  <link rel="stylesheet" href="../../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../../index.html">
              <img class="logo" src="../../../_static/logo.svg" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.16.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../process/index.html">All development-process docs</a></li>
</ul>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../core-api/index.html">Core API</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../index.html">Driver APIs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../index.html#general-information-for-driver-authors">General information for driver authors</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../index.html#useful-support-libraries">Useful support libraries</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../index.html#bus-level-documentation">Bus-level documentation</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../auxiliary_bus.html">Auxiliary Bus</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../index.html">Compute Express Link</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../eisa.html">EISA bus support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../firewire.html">Firewire (IEEE 1394) driver Interface Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../i3c/index.html">I3C subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../isa.html">ISA Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../men-chameleon-bus.html">MEN Chameleon Bus</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../pci/index.html">The Linux PCI driver implementer’s API guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../rapidio/index.html">The Linux RapidIO Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../slimbus.html">Linux kernel SLIMbus support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../usb/index.html">Linux USB API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../virtio/index.html">Virtio</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../vme.html">VME Device Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../w1.html">W1: Dallas’ 1-wire bus</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../xillybus.html">Xillybus driver for generic FPGA interface</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../index.html#subsystem-specific-apis">Subsystem-specific APIs</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../admin-guide/index.html">Administration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../arch/index.html">CPU architectures</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../../_sources/driver-api/cxl/linux/cxl-driver.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->


<section id="cxl-driver-operation">
<h1>CXL Driver Operation<a class="headerlink" href="#cxl-driver-operation" title="Link to this heading">¶</a></h1>
<p>The devices described in this section are present in</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>/sys/bus/cxl/devices/
/dev/cxl/
</pre></div>
</div>
<p>The <code class="code docutils literal notranslate"><span class="pre">cxl-cli</span></code> library, maintained as part of the NDTCL project, may
be used to script interactions with these devices.</p>
<section id="drivers">
<h2>Drivers<a class="headerlink" href="#drivers" title="Link to this heading">¶</a></h2>
<p>The CXL driver is split into a number of drivers.</p>
<ul class="simple">
<li><p>cxl_core  - fundamental init interface and core object creation</p></li>
<li><p>cxl_port  - initializes root and provides port enumeration interface.</p></li>
<li><p>cxl_acpi  - initializes root decoders and interacts with ACPI data.</p></li>
<li><p>cxl_p/mem - initializes memory devices</p></li>
<li><p>cxl_pci   - uses cxl_port to enumates the actual fabric hierarchy.</p></li>
</ul>
</section>
<section id="driver-devices">
<h2>Driver Devices<a class="headerlink" href="#driver-devices" title="Link to this heading">¶</a></h2>
<p>Here is an example from a single-socket system with 4 host bridges. Two host
bridges have a single memory device attached, and the devices are interleaved
into a single memory region. The memory region has been converted to dax.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># ls /sys/bus/cxl/devices/
  dax_region0  decoder3.0  decoder6.0  mem0   port3
  decoder0.0   decoder4.0  decoder6.1  mem1   port4
  decoder1.0   decoder5.0  endpoint5   port1  region0
  decoder2.0   decoder5.1  endpoint6   port2  root0
</pre></div>
</div>
<figure class="align-default" id="id1">
<img alt="Digraph of CXL fabric describing host-bridge interleaving" src="../../../_images/DOT-289c17ebc0291f90ccaf431961707504464a78d4.svg" /><figcaption>
<p><span class="caption-text">Diagraph of CXL fabric with a host-bridge interleave memory region</span><a class="headerlink" href="#id1" title="Link to this image">¶</a></p>
</figcaption>
</figure>
<p>For this section we’ll explore the devices present in this configuration, but
we’ll explore more configurations in-depth in example configurations below.</p>
<section id="base-devices">
<h3>Base Devices<a class="headerlink" href="#base-devices" title="Link to this heading">¶</a></h3>
<p>Most devices in a CXL fabric are a <cite>port</cite> of some kind (because each
device mostly routes request from one device to the next, rather than
provide a direct service).</p>
<section id="root">
<h4>Root<a class="headerlink" href="#root" title="Link to this heading">¶</a></h4>
<p>The <cite>CXL Root</cite> is logical object created by the <cite>cxl_acpi</cite> driver during
<code class="code docutils literal notranslate"><span class="pre">cxl_acpi_probe</span></code> - if the <code class="code docutils literal notranslate"><span class="pre">ACPI0017</span></code> <cite>Compute Express Link
Root Object</cite> Device Class is found.</p>
<p>The Root contains links to:</p>
<ul class="simple">
<li><p><cite>Host Bridge Ports</cite> defined by CHBS in the <a class="reference internal" href="../platform/acpi/cedt.html"><span class="doc">CEDT</span></a></p></li>
<li><p><cite>Downstream Ports</cite> typically connected to <cite>Host Bridge Ports</cite>.</p></li>
<li><p><cite>Root Decoders</cite> defined by CFMWS the <a class="reference internal" href="../platform/acpi/cedt.html"><span class="doc">CEDT</span></a></p></li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># ls /sys/bus/cxl/devices/root0
  decoder0.0          dport0  dport5    port2  subsystem
  decoders_committed  dport1  modalias  port3  uevent
  devtype             dport4  port1     port4  uport

# cat /sys/bus/cxl/devices/root0/devtype
  cxl_port

# cat port1/devtype
  cxl_port

# cat decoder0.0/devtype
  cxl_decoder_root
</pre></div>
</div>
<p>The root is first <cite>logical port</cite> in the CXL fabric, as presented by the Linux
CXL driver.  The <cite>CXL root</cite> is a special type of <cite>switch port</cite>, in that it
only has downstream port connections.</p>
</section>
<section id="port">
<h4>Port<a class="headerlink" href="#port" title="Link to this heading">¶</a></h4>
<p>A <cite>port</cite> object is better described as a <cite>switch port</cite>.  It may represent a
host bridge to the root or an actual switch port on a switch. A <cite>switch port</cite>
contains one or more decoders used to route memory requests downstream ports,
which may be connected to another <cite>switch port</cite> or an <cite>endpoint port</cite>.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># ls /sys/bus/cxl/devices/port1
  decoder1.0          dport0    driver     parent_dport  uport
  decoders_committed  dport113  endpoint5  subsystem
  devtype             dport2    modalias   uevent

# cat devtype
  cxl_port

# cat decoder1.0/devtype
  cxl_decoder_switch

# cat endpoint5/devtype
  cxl_port
</pre></div>
</div>
<p>CXL <cite>Host Bridges</cite> in the fabric are probed during <code class="code docutils literal notranslate"><span class="pre">cxl_acpi_probe</span></code> at
the time the <cite>CXL Root</cite> is probed.  The allows for the immediate logical
connection to between the root and host bridge.</p>
<ul class="simple">
<li><p>The root has a downstream port connection to a host bridge</p></li>
<li><p>The host bridge has an upstream port connection to the root.</p></li>
<li><p>The host bridge has one or more downstream port connections to switch
or endpoint ports.</p></li>
</ul>
<p>A <cite>Host Bridge</cite> is a special type of CXL <cite>switch port</cite>. It is explicitly
defined in the ACPI specification via <cite>ACPI0016</cite> ID.  <cite>Host Bridge</cite> ports
will be probed at <cite>acpi_probe</cite> time, while similar ports on an actual switch
will be probed later.  Otherwise, switch and host bridge ports look very
similar - the both contain switch decoders which route accesses between
upstream and downstream ports.</p>
</section>
<section id="endpoint">
<h4>Endpoint<a class="headerlink" href="#endpoint" title="Link to this heading">¶</a></h4>
<p>An <cite>endpoint</cite> is a terminal port in the fabric.  This is a <cite>logical device</cite>,
and may be one of many <cite>logical devices</cite> presented by a memory device. It
is still considered a type of <cite>port</cite> in the fabric.</p>
<p>An <cite>endpoint</cite> contains <cite>endpoint decoders</cite> and the device’s Coherent Device
Attribute Table (which describes the device’s capabilities).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># ls /sys/bus/cxl/devices/endpoint5
  CDAT        decoders_committed  modalias      uevent
  decoder5.0  devtype             parent_dport  uport
  decoder5.1  driver              subsystem

# cat /sys/bus/cxl/devices/endpoint5/devtype
  cxl_port

# cat /sys/bus/cxl/devices/endpoint5/decoder5.0/devtype
  cxl_decoder_endpoint
</pre></div>
</div>
</section>
<section id="memory-device-memdev">
<h4>Memory Device (memdev)<a class="headerlink" href="#memory-device-memdev" title="Link to this heading">¶</a></h4>
<p>A <cite>memdev</cite> is probed and added by the <cite>cxl_pci</cite> driver in <code class="code docutils literal notranslate"><span class="pre">cxl_pci_probe</span></code>
and is managed by the <cite>cxl_mem</cite> driver. It primarily provides the <cite>IOCTL</cite>
interface to a memory device, via <code class="code docutils literal notranslate"><span class="pre">/dev/cxl/memN</span></code>, and exposes various
device configuration data.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># ls /sys/bus/cxl/devices/mem0
  dev       firmware_version    payload_max  security   uevent
  driver    label_storage_size  pmem         serial
  firmware  numa_node           ram          subsystem
</pre></div>
</div>
<p>A Memory Device is a discrete base object that is not a port.  While the
physical device it belongs to may also host an <cite>endpoint</cite>, the relationship
between an <cite>endpoint</cite> and a <cite>memdev</cite> is not captured in sysfs.</p>
</section>
<section id="port-relationships">
<h4>Port Relationships<a class="headerlink" href="#port-relationships" title="Link to this heading">¶</a></h4>
<p>In our example described above, there are four host bridges attached to the
root, and two of the host bridges have one endpoint attached.</p>
<figure class="align-default" id="id2">
<img alt="Digraph of CXL fabric describing host-bridge interleaving" src="../../../_images/DOT-e0310787169fe0163aed990b83bf9f52b82de066.svg" /><figcaption>
<p><span class="caption-text">Diagraph of CXL fabric with a host-bridge interleave memory region</span><a class="headerlink" href="#id2" title="Link to this image">¶</a></p>
</figcaption>
</figure>
</section>
</section>
<section id="decoders">
<h3>Decoders<a class="headerlink" href="#decoders" title="Link to this heading">¶</a></h3>
<p>A <cite>Decoder</cite> is short for a CXL Host-Managed Device Memory (HDM) Decoder. It is
a device that routes accesses through the CXL fabric to an endpoint, and at
the endpoint translates a <cite>Host Physical</cite> to <cite>Device Physical</cite> Addressing.</p>
<p>The CXL 3.1 specification heavily implies that only endpoint decoders should
engage in translation of <cite>Host Physical Address</cite> to <cite>Device Physical Address</cite>.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>8.2.4.20 CXL HDM Decoder Capability Structure

IMPLEMENTATION NOTE
CXL Host Bridge and Upstream Switch Port Decode Flow

IMPLEMENTATION NOTE
Device Decode Logic
</pre></div>
</div>
<p>These notes imply that there are two logical groups of decoders.</p>
<ul class="simple">
<li><p>Routing Decoder - a decoder which routes accesses but does not translate
addresses from HPA to DPA.</p></li>
<li><p>Translating Decoder - a decoder which translates accesses from HPA to DPA
for an endpoint to service.</p></li>
</ul>
<p>The CXL drivers distinguish 3 decoder types: root, switch, and endpoint. Only
endpoint decoders are Translating Decoders, all others are Routing Decoders.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>PLATFORM VENDORS BE AWARE</p>
<p>Linux makes a strong assumption that endpoint decoders are the only decoder
in the fabric that actively translates HPA to DPA.  Linux assumes routing
decoders pass the HPA unchanged to the next decoder in the fabric.</p>
<p>It is therefore assumed that any given decoder in the fabric will have an
address range that is a subset of its upstream port decoder. Any deviation
from this scheme undefined per the specification.  Linux prioritizes
spec-defined / architectural behavior.</p>
</div>
<p>Decoders may have one or more <cite>Downstream Targets</cite> if configured to interleave
memory accesses.  This will be presented in sysfs via the <code class="code docutils literal notranslate"><span class="pre">target_list</span></code>
parameter.</p>
<section id="root-decoder">
<h4>Root Decoder<a class="headerlink" href="#root-decoder" title="Link to this heading">¶</a></h4>
<p>A <cite>Root Decoder</cite> is logical construct of the physical address and interleave
configurations present in the CFMWS field of the <a class="reference internal" href="../platform/acpi/cedt.html"><span class="doc">CEDT</span></a>.
Linux presents this information as a decoder present in the <cite>CXL Root</cite>.  We
consider this a <cite>Root Decoder</cite>, though technically it exists on the boundary
of the CXL specification and platform-specific CXL root implementations.</p>
<p>Linux considers these logical decoders a type of <cite>Routing Decoder</cite>, and is the
first decoder in the CXL fabric to receive a memory access from the platform’s
memory controllers.</p>
<p><cite>Root Decoders</cite> are created during <code class="code docutils literal notranslate"><span class="pre">cxl_acpi_probe</span></code>.  One root decoder
is created per CFMWS entry in the <a class="reference internal" href="../platform/acpi/cedt.html"><span class="doc">CEDT</span></a>.</p>
<p>The <code class="code docutils literal notranslate"><span class="pre">target_list</span></code> parameter is filled by the CFMWS target fields. Targets
of a root decoder are <cite>Host Bridges</cite>, which means interleave done at the root
decoder level is an <cite>Inter-Host-Bridge Interleave</cite>.</p>
<p>Only root decoders are capable of <cite>Inter-Host-Bridge Interleave</cite>.</p>
<p>Such interleaves must be configured by the platform and described in the ACPI
CEDT CFMWS, as the target CXL host bridge UIDs in the CFMWS must match the CXL
host bridge UIDs in the CHBS field of the <a class="reference internal" href="../platform/acpi/cedt.html"><span class="doc">CEDT</span></a> and the UID field of CXL Host Bridges defined in
the <a class="reference internal" href="../platform/acpi/dsdt.html"><span class="doc">DSDT</span></a>.</p>
<p>Interleave settings in a root decoder describe how to interleave accesses among
the <em>immediate downstream targets</em>, not the entire interleave set.</p>
<p>The memory range described in the root decoder is used to</p>
<ol class="arabic simple">
<li><p>Create a memory region (<code class="code docutils literal notranslate"><span class="pre">region0</span></code> in this example), and</p></li>
<li><p>Associate the region with an IO Memory Resource (<code class="code docutils literal notranslate"><span class="pre">kernel/resource.c</span></code>)</p></li>
</ol>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># ls /sys/bus/cxl/devices/decoder0.0/
  cap_pmem           devtype                 region0
  cap_ram            interleave_granularity  size
  cap_type2          interleave_ways         start
  cap_type3          locked                  subsystem
  create_ram_region  modalias                target_list
  delete_region      qos_class               uevent

# cat /sys/bus/cxl/devices/decoder0.0/region0/resource
  0xc050000000
</pre></div>
</div>
<p>The IO Memory Resource is created during early boot when the CFMWS region is
identified in the EFI Memory Map or E820 table (on x86).</p>
<p>Root decoders are defined as a separate devtype, but are also a type
of <cite>Switch Decoder</cite> due to having downstream targets.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># cat /sys/bus/cxl/devices/decoder0.0/devtype
  cxl_decoder_root
</pre></div>
</div>
</section>
<section id="switch-decoder">
<h4>Switch Decoder<a class="headerlink" href="#switch-decoder" title="Link to this heading">¶</a></h4>
<p>Any non-root, translating decoder is considered a <cite>Switch Decoder</cite>, and will
present with the type <code class="code docutils literal notranslate"><span class="pre">cxl_decoder_switch</span></code>. Both <cite>Host Bridge</cite> and <cite>CXL
Switch</cite> (device) decoders are of type <code class="code docutils literal notranslate"><span class="pre">cxl_decoder_switch</span></code>.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># ls /sys/bus/cxl/devices/decoder1.0/
  devtype                 locked    size       target_list
  interleave_granularity  modalias  start      target_type
  interleave_ways         region    subsystem  uevent

# cat /sys/bus/cxl/devices/decoder1.0/devtype
  cxl_decoder_switch

# cat /sys/bus/cxl/devices/decoder1.0/region
  region0
</pre></div>
</div>
<p>A <cite>Switch Decoder</cite> has associations between a region defined by a root
decoder and downstream target ports.  Interleaving done within a switch decoder
is a multi-downstream-port interleave (or <cite>Intra-Host-Bridge Interleave</cite> for
host bridges).</p>
<p>Interleave settings in a switch decoder describe how to interleave accesses
among the <em>immediate downstream targets</em>, not the entire interleave set.</p>
<p>Switch decoders are created during <code class="code docutils literal notranslate"><span class="pre">cxl_switch_port_probe</span></code> in the
<code class="code docutils literal notranslate"><span class="pre">cxl_port</span></code> driver, and is created based on a PCI device’s DVSEC
registers.</p>
<p>Switch decoder programming is validated during probe if the platform programs
them during boot (See <cite>Auto Decoders</cite> below), or on commit if programmed at
runtime (See <cite>Runtime Programming</cite> below).</p>
</section>
<section id="endpoint-decoder">
<h4>Endpoint Decoder<a class="headerlink" href="#endpoint-decoder" title="Link to this heading">¶</a></h4>
<p>Any decoder attached to a <em>terminal</em> point in the CXL fabric (<cite>An Endpoint</cite>) is
considered an <cite>Endpoint Decoder</cite>. Endpoint decoders are of type
<code class="code docutils literal notranslate"><span class="pre">cxl_decoder_endpoint</span></code>.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># ls /sys/bus/cxl/devices/decoder5.0
  devtype                 locked    start
  dpa_resource            modalias  subsystem
  dpa_size                mode      target_type
  interleave_granularity  region    uevent
  interleave_ways         size

# cat /sys/bus/cxl/devices/decoder5.0/devtype
  cxl_decoder_endpoint

# cat /sys/bus/cxl/devices/decoder5.0/region
  region0
</pre></div>
</div>
<p>An <cite>Endpoint Decoder</cite> has an association with a region defined by a root
decoder and describes the device-local resource associated with this region.</p>
<p>Unlike root and switch decoders, endpoint decoders translate <cite>Host Physical</cite> to
<cite>Device Physical</cite> address ranges.  The interleave settings on an endpoint
therefore describe the entire <em>interleave set</em>.</p>
<p><cite>Device Physical Address</cite> regions must be committed in-order. For example, the
DPA region starting at 0x80000000 cannot be committed before the DPA region
starting at 0x0.</p>
<p>As of Linux v6.15, Linux does not support <em>imbalanced</em> interleave setups, all
endpoints in an interleave set are expected to have the same interleave
settings (granularity and ways must be the same).</p>
<p>Endpoint decoders are created during <code class="code docutils literal notranslate"><span class="pre">cxl_endpoint_port_probe</span></code> in the
<code class="code docutils literal notranslate"><span class="pre">cxl_port</span></code> driver, and is created based on a PCI device’s DVSEC registers.</p>
</section>
<section id="decoder-relationships">
<h4>Decoder Relationships<a class="headerlink" href="#decoder-relationships" title="Link to this heading">¶</a></h4>
<p>In our example described above, there is one root decoder which routes memory
accesses over two host bridges.  Each host bridge has a decoder which routes
access to their singular endpoint targets.  Each endpoint has a decoder which
translates HPA to DPA and services the memory request.</p>
<p>The driver validates relationships between ports by decoder programming, so
we can think of decoders being related in a similarly hierarchical fashion to
ports.</p>
<figure class="align-default" id="id3">
<img alt="Digraph of hierarchical relationship between root, switch, and endpoint decoders." src="../../../_images/DOT-1e98886fceca6e25a115532f5efebb44c09dc98b.svg" /><figcaption>
<p><span class="caption-text">Diagraph of CXL root, switch, and endpoint decoders.</span><a class="headerlink" href="#id3" title="Link to this image">¶</a></p>
</figcaption>
</figure>
</section>
</section>
<section id="regions">
<h3>Regions<a class="headerlink" href="#regions" title="Link to this heading">¶</a></h3>
<section id="memory-region">
<h4>Memory Region<a class="headerlink" href="#memory-region" title="Link to this heading">¶</a></h4>
<p>A <cite>Memory Region</cite> is a logical construct that connects a set of CXL ports in
the fabric to an IO Memory Resource.  It is ultimately used to expose the memory
on these devices to the DAX subsystem via a <cite>DAX Region</cite>.</p>
<p>An example RAM region:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># ls /sys/bus/cxl/devices/region0/
  access0      devtype                 modalias  subsystem  uuid
  access1      driver                  mode      target0
  commit       interleave_granularity  resource  target1
  dax_region0  interleave_ways         size      uevent
</pre></div>
</div>
<p>A memory region can be constructed during endpoint probe, if decoders were
programmed by BIOS/EFI (see <cite>Auto Decoders</cite>), or by creating a region manually
via a <cite>Root Decoder</cite>’s <code class="code docutils literal notranslate"><span class="pre">create_ram_region</span></code> or <code class="code docutils literal notranslate"><span class="pre">create_pmem_region</span></code>
interfaces.</p>
<p>The interleave settings in a <cite>Memory Region</cite> describe the configuration of the
<cite>Interleave Set</cite> - and are what can be expected to be seen in the endpoint
interleave settings.</p>
<figure class="align-default" id="id4">
<img alt="Digraph of CXL memory region relationships between root and endpoint decoders." src="../../../_images/DOT-d98d145a30f1ad2016fd5e4ce200438d74dad680.svg" /><figcaption>
<p><span class="caption-text">Regions are created based on root decoder configurations. Endpoint decoders
must be programmed with the same interleave settings as the region.</span><a class="headerlink" href="#id4" title="Link to this image">¶</a></p>
</figcaption>
</figure>
</section>
<section id="dax-region">
<h4>DAX Region<a class="headerlink" href="#dax-region" title="Link to this heading">¶</a></h4>
<p>A <cite>DAX Region</cite> is used to convert a CXL <cite>Memory Region</cite> to a DAX device. A
DAX device may then be accessed directly via a file descriptor interface, or
converted to System RAM via the DAX kmem driver.  See the DAX driver section
for more details.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># ls /sys/bus/cxl/devices/dax_region0/
  dax0.0      devtype  modalias   uevent
  dax_region  driver   subsystem
</pre></div>
</div>
</section>
</section>
<section id="mailbox-interfaces">
<h3>Mailbox Interfaces<a class="headerlink" href="#mailbox-interfaces" title="Link to this heading">¶</a></h3>
<p>A mailbox command interface for each device is exposed in</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>/dev/cxl/mem0
/dev/cxl/mem1
</pre></div>
</div>
<p>These mailboxes may receive any specification-defined command. Raw commands
(custom commands) can only be sent to these interfaces if the build config
<code class="code docutils literal notranslate"><span class="pre">CXL_MEM_RAW_COMMANDS</span></code> is set.  This is considered a debug and/or
development interface, not an officially supported mechanism for creation
of vendor-specific commands (see the <cite>fwctl</cite> subsystem for that).</p>
</section>
</section>
<section id="decoder-programming">
<h2>Decoder Programming<a class="headerlink" href="#decoder-programming" title="Link to this heading">¶</a></h2>
<section id="runtime-programming">
<h3>Runtime Programming<a class="headerlink" href="#runtime-programming" title="Link to this heading">¶</a></h3>
<p>During probe, the only decoders <em>required</em> to be programmed are <cite>Root Decoders</cite>.
In reality, <cite>Root Decoders</cite> are a logical construct to describe the memory
region and interleave configuration at the host bridge level - as described
in the ACPI CEDT CFMWS.</p>
<p>All other <cite>Switch</cite> and <cite>Endpoint</cite> decoders may be programmed by the user
at runtime - if the platform supports such configurations.</p>
<p>This interaction is what creates a <cite>Software Defined Memory</cite> environment.</p>
<p>See the <code class="code docutils literal notranslate"><span class="pre">cxl-cli</span></code> documentation for more information about how to
configure CXL decoders at runtime.</p>
</section>
<section id="auto-decoders">
<h3>Auto Decoders<a class="headerlink" href="#auto-decoders" title="Link to this heading">¶</a></h3>
<p>Auto Decoders are decoders programmed by BIOS/EFI at boot time, and are
almost always locked (cannot be changed).  This is done by a platform
which may have a static configuration - or certain quirks which may prevent
dynamic runtime changes to the decoders (such as requiring additional
controller programming within the CPU complex outside the scope of CXL).</p>
<p>Auto Decoders are probed automatically as long as the devices and memory
regions they are associated with probe without issue.  When probing Auto
Decoders, the driver’s primary responsibility is to ensure the fabric is
sane - as-if validating runtime programmed regions and decoders.</p>
<p>If Linux cannot validate auto-decoder configuration, the memory will not
be surfaced as a DAX device - and therefore not be exposed to the page
allocator - effectively stranding it.</p>
</section>
<section id="interleave">
<h3>Interleave<a class="headerlink" href="#interleave" title="Link to this heading">¶</a></h3>
<p>The Linux CXL driver supports <cite>Cross-Link First</cite> interleave. This dictates
how interleave is programmed at each decoder step, as the driver validates
the relationships between a decoder and it’s parent.</p>
<p>For example, in a <cite>Cross-Link First</cite> interleave setup with 16 endpoints
attached to 4 host bridges, linux expects the following ways/granularity
across the root, host bridge, and endpoints respectively.</p>
<table class="docutils align-default" id="id5">
<caption><span class="caption-text">4x4 cross-link first interleave settings</span><a class="headerlink" href="#id5" title="Link to this table">¶</a></caption>
<tbody>
<tr class="row-odd"><td><p>decoder</p></td>
<td><p>ways</p></td>
<td><p>granularity</p></td>
</tr>
<tr class="row-even"><td><p>root</p></td>
<td><p>4</p></td>
<td><p>256</p></td>
</tr>
<tr class="row-odd"><td><p>host bridge</p></td>
<td><p>4</p></td>
<td><p>1024</p></td>
</tr>
<tr class="row-even"><td><p>endpoint</p></td>
<td><p>16</p></td>
<td><p>256</p></td>
</tr>
</tbody>
</table>
<p>At the root, every a given access will be routed to the
<code class="code docutils literal notranslate"><span class="pre">((HPA</span> <span class="pre">/</span> <span class="pre">256)</span> <span class="pre">%</span> <span class="pre">4)th</span></code> target host bridge. Within a host bridge, every
<code class="code docutils literal notranslate"><span class="pre">((HPA</span> <span class="pre">/</span> <span class="pre">1024)</span> <span class="pre">%</span> <span class="pre">4)th</span></code> target endpoint.  Each endpoint translates based
on the entire 16 device interleave set.</p>
<p>Unbalanced interleave sets are not supported - decoders at a similar point
in the hierarchy (e.g. all host bridge decoders) must have the same ways and
granularity configuration.</p>
<section id="at-root">
<h4>At Root<a class="headerlink" href="#at-root" title="Link to this heading">¶</a></h4>
<p>Root decoder interleave is defined by CFMWS field of the <a class="reference internal" href="../platform/acpi/cedt.html"><span class="doc">CEDT</span></a>.  The CEDT may actually define multiple CFMWS
configurations to describe the same physical capacity, with the intent to allow
users to decide at runtime whether to online memory as interleaved or
non-interleaved.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>           Subtable Type : 01 [CXL Fixed Memory Window Structure]
     Window base address : 0000000100000000
             Window size : 0000000100000000
Interleave Members (2^n) : 00
   Interleave Arithmetic : 00
            First Target : 00000007

           Subtable Type : 01 [CXL Fixed Memory Window Structure]
     Window base address : 0000000200000000
             Window size : 0000000100000000
Interleave Members (2^n) : 00
   Interleave Arithmetic : 00
            First Target : 00000006

           Subtable Type : 01 [CXL Fixed Memory Window Structure]
     Window base address : 0000000300000000
             Window size : 0000000200000000
Interleave Members (2^n) : 01
   Interleave Arithmetic : 00
            First Target : 00000007
             Next Target : 00000006
</pre></div>
</div>
<p>In this example, the CFMWS defines two discrete non-interleaved 4GB regions
for each host bridge, and one interleaved 8GB region that targets both. This
would result in 3 root decoders presenting in the root.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># ls /sys/bus/cxl/devices/root0/decoder*
  decoder0.0  decoder0.1  decoder0.2

# cat /sys/bus/cxl/devices/decoder0.0/target_list start size
  7
  0x100000000
  0x100000000

# cat /sys/bus/cxl/devices/decoder0.1/target_list start size
  6
  0x200000000
  0x100000000

# cat /sys/bus/cxl/devices/decoder0.2/target_list start size
  7,6
  0x300000000
  0x200000000
</pre></div>
</div>
<p>These decoders are not runtime programmable.  They are used to generate a
<cite>Memory Region</cite> to bring this memory online with runtime programmed settings
at the <cite>Switch</cite> and <cite>Endpoint</cite> decoders.</p>
</section>
<section id="at-host-bridge-or-switch">
<h4>At Host Bridge or Switch<a class="headerlink" href="#at-host-bridge-or-switch" title="Link to this heading">¶</a></h4>
<p><cite>Host Bridge</cite> and <cite>Switch</cite> decoders are programmable via the following fields:</p>
<ul class="simple">
<li><p><code class="code docutils literal notranslate"><span class="pre">start</span></code> - the HPA region associated with the memory region</p></li>
<li><p><code class="code docutils literal notranslate"><span class="pre">size</span></code> - the size of the region</p></li>
<li><p><code class="code docutils literal notranslate"><span class="pre">target_list</span></code> - the list of downstream ports</p></li>
<li><p><code class="code docutils literal notranslate"><span class="pre">interleave_ways</span></code> - the number downstream ports to interleave across</p></li>
<li><p><code class="code docutils literal notranslate"><span class="pre">interleave_granularity</span></code> - the granularity to interleave at.</p></li>
</ul>
<p>Linux expects the <code class="code docutils literal notranslate"><span class="pre">interleave_granularity</span></code> of switch decoders to be
derived from their upstream port connections. In <cite>Cross-Link First</cite> interleave
configurations, the <code class="code docutils literal notranslate"><span class="pre">interleave_granularity</span></code> of a decoder is equal to
<code class="code docutils literal notranslate"><span class="pre">parent_interleave_granularity</span> <span class="pre">*</span> <span class="pre">parent_interleave_ways</span></code>.</p>
</section>
<section id="at-endpoint">
<h4>At Endpoint<a class="headerlink" href="#at-endpoint" title="Link to this heading">¶</a></h4>
<p><cite>Endpoint Decoders</cite> are programmed similar to Host Bridge and Switch decoders,
with the exception that the ways and granularity are defined by the interleave
set (e.g. the interleave settings defined by the associated <cite>Memory Region</cite>).</p>
<ul class="simple">
<li><p><code class="code docutils literal notranslate"><span class="pre">start</span></code> - the HPA region associated with the memory region</p></li>
<li><p><code class="code docutils literal notranslate"><span class="pre">size</span></code> - the size of the region</p></li>
<li><p><code class="code docutils literal notranslate"><span class="pre">interleave_ways</span></code> - the number endpoints in the interleave set</p></li>
<li><p><code class="code docutils literal notranslate"><span class="pre">interleave_granularity</span></code> - the granularity to interleave at.</p></li>
</ul>
<p>These settings are used by endpoint decoders to <em>Translate</em> memory requests
from HPA to DPA.  This is why they must be aware of the entire interleave set.</p>
<p>Linux does not support unbalanced interleave configurations.  As a result, all
endpoints in an interleave set must have the same ways and granularity.</p>
</section>
</section>
</section>
<section id="example-configurations">
<h2>Example Configurations<a class="headerlink" href="#example-configurations" title="Link to this heading">¶</a></h2>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="example-configurations/single-device.html">Single Device</a></li>
<li class="toctree-l1"><a class="reference internal" href="example-configurations/hb-interleave.html">Inter-Host-Bridge Interleave</a></li>
<li class="toctree-l1"><a class="reference internal" href="example-configurations/intra-hb-interleave.html">Intra-Host-Bridge Interleave</a></li>
<li class="toctree-l1"><a class="reference internal" href="example-configurations/multi-interleave.html">Multi-Level Interleave</a></li>
</ul>
</div>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../../_sources/driver-api/cxl/linux/cxl-driver.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>