// Seed: 2018075808
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1 ==? 1;
  always @(1 or posedge 1'b0) id_2 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input wire id_4
);
  wire id_6;
  xnor primCall (id_0, id_6, id_4, id_2, id_1, id_3);
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
