strict digraph "compose( ,  )" {
	node [label="\N"];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fbb2050>",
		fillcolor=firebrick,
		label="23:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fbb2050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_18:AL"	[def_var="['present_state']",
		label="Leaf_18:AL"];
	"23:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"29:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2b5ffc1610>",
		fillcolor=springgreen,
		label="29:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fe6a1d0>",
		fillcolor=firebrick,
		label="32:NS
next_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fe6a1d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:IF" -> "32:NS"	[cond="['x']",
		label="!(x)",
		lineno=29];
	"30:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b63264190>",
		fillcolor=firebrick,
		label="30:NS
next_state <= S1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b63264190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:IF" -> "30:NS"	[cond="['x']",
		label=x,
		lineno=29];
	"40:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fa58d50>",
		fillcolor=firebrick,
		label="40:NS
next_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fa58d50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"40:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"34:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fbc6550>",
		fillcolor=firebrick,
		label="34:NS
next_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fbc6550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"34:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"36:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fa58cd0>",
		fillcolor=firebrick,
		label="36:NS
next_state <= S10;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fa58cd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"36:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"41:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2b5fa584d0>",
		fillcolor=lightcyan,
		label="41:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"41:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fa58fd0>",
		fillcolor=firebrick,
		label="41:NS
next_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fa58fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"41:CA" -> "41:NS"	[cond="[]",
		lineno=None];
	"38:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fa58bd0>",
		fillcolor=firebrick,
		label="38:NS
next_state <= S101;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fa58bd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"38:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2b5fba4ed0>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2b5fbb2450>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"32:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"20:IF" -> "23:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=20];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fb4e4d0>",
		fillcolor=firebrick,
		label="21:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fb4e4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:IF" -> "21:NS"	[cond="['reset']",
		label=reset,
		lineno=20];
	"46:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f2b5fa586d0>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="46:AS
z = (present_state == S101)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"37:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2b5fa58350>",
		fillcolor=lightcyan,
		label="37:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"37:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2b5fa58810>",
		fillcolor=springgreen,
		label="37:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"37:CA" -> "37:IF"	[cond="[]",
		lineno=None];
	"37:IF" -> "40:NS"	[cond="['x']",
		label="!(x)",
		lineno=37];
	"37:IF" -> "38:NS"	[cond="['x']",
		label=x,
		lineno=37];
	"42:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fa58650>",
		fillcolor=firebrick,
		label="42:NS
next_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b5fa58650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"42:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2b5fbc6510>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:IF" -> "34:NS"	[cond="['x']",
		label="(~x)",
		lineno=33];
	"33:IF" -> "36:NS"	[cond="['x']",
		label="!((~x))",
		lineno=33];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2b5fba7e90>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"28:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2b5fa58910>",
		fillcolor=linen,
		label="28:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:BL" -> "28:CS"	[cond="[]",
		lineno=None];
	"41:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2b5fba4890>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2b5fba7750>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"26:AL" -> "27:BL"	[cond="[]",
		lineno=None];
	"Leaf_26:AL" -> "18:AL";
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2b613bf450>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"33:CA" -> "33:IF"	[cond="[]",
		lineno=None];
	"28:CS" -> "41:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "37:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "33:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2b5fba7650>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"28:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"42:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2b5fa589d0>",
		fillcolor=lightcyan,
		label="42:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"28:CS" -> "42:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"30:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"Leaf_18:AL" -> "46:AS";
	"Leaf_18:AL" -> "26:AL";
	"29:CA" -> "29:IF"	[cond="[]",
		lineno=None];
	"42:CA" -> "42:NS"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
