DIR 977507da80ec404718d6801c7e7bc6e9
--- 20051110-2.c.{atmega128}.{s}.{vanilla}.s	2020-08-14 10:34:05.789535964 +0000
+++ 20051110-2.c.{atmega128}.{s}.{ccmode}.s	2020-08-14 10:34:09.493476550 +0000
@@ -25,40 +25,40 @@
 	sbci r25,2
 	sbc r26,__zero_reg__
 	sbc r27,__zero_reg__
-	ldi r20,2
+	ldi r22,2
 	1:
 	asr r27
 	ror r26
 	ror r25
 	ror r24
-	dec r20
+	dec r22
 	brne 1b
 	lds r22,flag
 	lds r23,flag+1
-	ldi r21,0
-	ldi r20,0
+	ldi r19,0
+	ldi r18,0
 .L2:
-	mov r18,r24
-	andi r18,lo8(127)
-	ldi r19,7
+	mov r20,r24
+	andi r20,lo8(127)
+	ldi r21,7
 	1:
 	lsr r27
 	ror r26
 	ror r25
 	ror r24
-	dec r19
+	dec r21
 	brne 1b
-	movw r30,r20
+	movw r30,r18
 	subi r30,lo8(-(bytes))
 	sbci r31,hi8(-(bytes))
 	sbiw r24,0
 	cpc r26,__zero_reg__
 	cpc r27,__zero_reg__
 	brne .L3
-	st Z,r18
+	st Z,r20
 .L6:
-	subi r20,-1
-	sbci r21,-1
+	subi r18,-1
+	sbci r19,-1
 	sbiw r24,0
 	cpc r26,__zero_reg__
 	cpc r27,__zero_reg__
@@ -72,8 +72,8 @@
 	pop r28
 	ret
 .L3:
-	ori r18,lo8(-128)
-	st Z,r18
+	ori r20,lo8(-128)
+	st Z,r20
 	cp r22,__zero_reg__
 	cpc r23,__zero_reg__
 	breq .L6
