Loading plugins phase: Elapsed time ==> 0s.153ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\grbl_psoc.cyprj -d CY8C5888LTI-LP097 -s C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (CLOCK_LC_UPDATE's accuracy range '8  Hz -50% +100%, (4  Hz - 16  Hz)' is not within the specified tolerance range '8  Hz +/- 5%, (7.6  Hz - 8.4  Hz)'.).
 * C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\grbl_psoc.cydwr (CLOCK_LC_UPDATE)
 * C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\TopDesign\TopDesign.cysch (Instance:CLOCK_LC_UPDATE)

ADD: fit.M0032: warning: Clock Warning: (CLOCK_DEBOUNCE's accuracy range '10  Hz -50% +100%, (5  Hz - 20  Hz)' is not within the specified tolerance range '10  Hz +/- 5%, (9.5  Hz - 10.5  Hz)'.).
 * C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\grbl_psoc.cydwr (CLOCK_DEBOUNCE)
 * C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\TopDesign\TopDesign.cysch (Instance:CLOCK_DEBOUNCE)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.263ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.088ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  grbl_psoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\grbl_psoc.cyprj -dcpsoc3 grbl_psoc.v -verilog
======================================================================

======================================================================
Compiling:  grbl_psoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\grbl_psoc.cyprj -dcpsoc3 grbl_psoc.v -verilog
======================================================================

======================================================================
Compiling:  grbl_psoc.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\grbl_psoc.cyprj -dcpsoc3 -verilog grbl_psoc.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Aug 14 00:24:19 2018


======================================================================
Compiling:  grbl_psoc.v
Program  :   vpp
Options  :    -yv2 -q10 grbl_psoc.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Aug 14 00:24:19 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'grbl_psoc.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  grbl_psoc.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\grbl_psoc.cyprj -dcpsoc3 -verilog grbl_psoc.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Aug 14 00:24:20 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\codegentemp\grbl_psoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\codegentemp\grbl_psoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  grbl_psoc.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\grbl_psoc.cyprj -dcpsoc3 -verilog grbl_psoc.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Aug 14 00:24:21 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\codegentemp\grbl_psoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\codegentemp\grbl_psoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_14
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	Net_28
	\QUAD_DECODER:Net_1129\
	\QUAD_DECODER:Cnt16:Net_82\
	\QUAD_DECODER:Cnt16:Net_95\
	\QUAD_DECODER:Cnt16:Net_91\
	\QUAD_DECODER:Cnt16:Net_102\
	\QUAD_DECODER:Cnt16:CounterUDB:ctrl_cmod_2\
	\QUAD_DECODER:Cnt16:CounterUDB:ctrl_cmod_1\
	\QUAD_DECODER:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_425
	\LIMIT_STATUS_REG:status_7\
	Net_507
	Net_508
	Net_509
	Net_510
	Net_511
	Net_515
	Net_516
	Net_517
	Net_518
	Net_519
	Net_522
	Net_523
	Net_524
	Net_525
	Net_526
	Net_527
	Net_528
	Net_851
	Net_848
	\SPINDLE_PWM:Net_114\
	\CONTROL_STATUS_REG:status_7\
	\PROBE_STATUS_REG:status_7\


Deleted 58 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:tx_hd_send_break\ to Net_6
Aliasing \UART:BUART:HalfDuplexSend\ to Net_6
Aliasing \UART:BUART:FinalParityType_1\ to Net_6
Aliasing \UART:BUART:FinalParityType_0\ to Net_6
Aliasing \UART:BUART:FinalAddrMode_2\ to Net_6
Aliasing \UART:BUART:FinalAddrMode_1\ to Net_6
Aliasing \UART:BUART:FinalAddrMode_0\ to Net_6
Aliasing \UART:BUART:tx_ctrl_mark\ to Net_6
Aliasing zero to Net_6
Aliasing \UART:BUART:tx_status_6\ to Net_6
Aliasing \UART:BUART:tx_status_5\ to Net_6
Aliasing \UART:BUART:tx_status_4\ to Net_6
Aliasing \UART:BUART:rx_count7_bit8_wire\ to Net_6
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_6
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_6
Aliasing \UART:BUART:rx_status_1\ to Net_6
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_6
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_6
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_6
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_6
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_6
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_6
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_6
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_6
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__UART_RX_PIN_net_0 to one
Aliasing tmpOE__UART_TX_PIN_net_0 to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing Net_12 to Net_6
Aliasing \STEP_TIMER:Net_260\ to Net_6
Aliasing \STEP_TIMER:Net_102\ to one
Aliasing \QUAD_DECODER:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_6
Aliasing \QUAD_DECODER:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_6
Aliasing \QUAD_DECODER:Cnt16:CounterUDB:capt_rising\ to Net_6
Aliasing \QUAD_DECODER:Cnt16:CounterUDB:underflow\ to \QUAD_DECODER:Cnt16:CounterUDB:status_1\
Aliasing \QUAD_DECODER:Cnt16:CounterUDB:tc_i\ to \QUAD_DECODER:Cnt16:CounterUDB:reload_tc\
Aliasing \QUAD_DECODER:bQuadDec:status_4\ to Net_6
Aliasing \QUAD_DECODER:bQuadDec:status_5\ to Net_6
Aliasing \QUAD_DECODER:bQuadDec:status_6\ to Net_6
Aliasing \QUAD_DECODER:Net_1229\ to one
Aliasing tmpOE__QUAD_DECODER_WITCH_PIN_net_0 to one
Aliasing \LIMIT_STATUS_REG:status_3\ to Net_6
Aliasing \LIMIT_STATUS_REG:status_4\ to Net_6
Aliasing \LIMIT_STATUS_REG:status_5\ to Net_6
Aliasing \LIMIT_STATUS_REG:status_6\ to Net_6
Aliasing Net_50 to Net_6
Aliasing tmpOE__LIMIT_X_PIN_net_0 to one
Aliasing tmpOE__LIMIT_Y_PIN_net_0 to one
Aliasing tmpOE__LIMIT_Z_PIN_net_0 to one
Aliasing tmpOE__QUAD_DECODER_PIN_A_net_0 to one
Aliasing tmpOE__QUAD_DECODER_PIN_B_net_0 to one
Aliasing \STEP_CONTROL_REG:rst\ to Net_6
Aliasing \STEP_DIR_CONTROL_REG:clk\ to Net_6
Aliasing \STEP_DIR_CONTROL_REG:rst\ to Net_6
Aliasing tmpOE__STEP_ENABLE_PIN_net_0 to one
Aliasing \STEP_ENABLE_CONTROL_REG:clk\ to Net_6
Aliasing \STEP_ENABLE_CONTROL_REG:rst\ to Net_6
Aliasing tmpOE__STEP_X_PIN_net_0 to one
Aliasing tmpOE__STEP_Z_PIN_net_0 to one
Aliasing tmpOE__DIR_X_PIN_net_0 to one
Aliasing tmpOE__DIR_Y_PIN_net_0 to one
Aliasing tmpOE__DIR_Z_PIN_net_0 to one
Aliasing tmpOE__STEP_Y_PIN_net_0 to one
Aliasing tmpOE__COOLANT_FLOOD_PIN_net_0 to one
Aliasing \SPINDLE_PWM:Net_113\ to one
Aliasing Net_133 to Net_6
Aliasing Net_475 to Net_6
Aliasing tmpOE__SPINDLE_PWM_PIN_net_0 to one
Aliasing tmpOE__CONTROL_PIN_net_3 to one
Aliasing tmpOE__CONTROL_PIN_net_2 to one
Aliasing tmpOE__CONTROL_PIN_net_1 to one
Aliasing tmpOE__CONTROL_PIN_net_0 to one
Aliasing tmpOE__COOLANT_MIST_PIN_net_0 to one
Aliasing \CONTROL_STATUS_REG:status_4\ to Net_6
Aliasing \CONTROL_STATUS_REG:status_5\ to Net_6
Aliasing \CONTROL_STATUS_REG:status_6\ to Net_6
Aliasing Net_560 to Net_6
Aliasing tmpOE__PROBE_PIN_net_0 to one
Aliasing \PROBE_STATUS_REG:status_1\ to Net_6
Aliasing \PROBE_STATUS_REG:status_2\ to Net_6
Aliasing \PROBE_STATUS_REG:status_3\ to Net_6
Aliasing \PROBE_STATUS_REG:status_4\ to Net_6
Aliasing \PROBE_STATUS_REG:status_5\ to Net_6
Aliasing \PROBE_STATUS_REG:status_6\ to Net_6
Aliasing Net_655 to Net_6
Aliasing Net_15D to Net_6
Aliasing \UART:BUART:rx_break_status\\D\ to Net_6
Aliasing \QUAD_DECODER:Cnt16:CounterUDB:prevCapture\\D\ to Net_6
Aliasing \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QUAD_DECODER:Cnt16:CounterUDB:prevCompare\\D\
Aliasing Net_427D to Net_6
Aliasing Net_426D to Net_6
Aliasing \LIMIT_X_DEBOUNCER:DEBOUNCER[0]:d_sync_1\\D\ to Net_166
Aliasing Net_183D to Net_6
Aliasing Net_182D to Net_6
Aliasing \LIMIT_Y_DEBOUNCER:DEBOUNCER[0]:d_sync_1\\D\ to Net_378
Aliasing Net_63D to Net_6
Aliasing Net_62D to Net_6
Aliasing \LIMIT_Z_DEBOUNCER:DEBOUNCER[0]:d_sync_1\\D\ to Net_408
Aliasing Net_66D to Net_6
Aliasing Net_65D to Net_6
Removing Rhs of wire Net_17[1] = \UART:BUART:tx_interrupt_out\[24]
Removing Rhs of wire Net_31[5] = \UART:BUART:rx_interrupt_out\[25]
Removing Lhs of wire \UART:Net_61\[6] = \UART:Net_9\[3]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[12] = Net_6[11]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[13] = Net_6[11]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[14] = Net_6[11]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[15] = Net_6[11]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[16] = Net_6[11]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[17] = Net_6[11]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[18] = Net_6[11]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[19] = Net_6[11]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[29] = \UART:BUART:tx_bitclk_dp\[66]
Removing Lhs of wire zero[30] = Net_6[11]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[76] = \UART:BUART:tx_counter_dp\[67]
Removing Lhs of wire \UART:BUART:tx_status_6\[77] = Net_6[11]
Removing Lhs of wire \UART:BUART:tx_status_5\[78] = Net_6[11]
Removing Lhs of wire \UART:BUART:tx_status_4\[79] = Net_6[11]
Removing Lhs of wire \UART:BUART:tx_status_1\[81] = \UART:BUART:tx_fifo_empty\[44]
Removing Lhs of wire \UART:BUART:tx_status_3\[83] = \UART:BUART:tx_fifo_notfull\[43]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[143] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[151] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[162]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[153] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[163]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[154] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[179]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[155] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[193]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[156] = \UART:BUART:sRX:s23Poll:MODIN1_1\[157]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[157] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[158] = \UART:BUART:sRX:s23Poll:MODIN1_0\[159]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[159] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[165] = one[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[166] = one[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[167] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[168] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[169] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[170] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[171] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[172] = one[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[173] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[174] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[175] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[176] = one[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[181] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[182] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[183] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[184] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[185] = one[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[186] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[187] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[188] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[189] = one[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[190] = Net_6[11]
Removing Lhs of wire \UART:BUART:rx_status_1\[197] = Net_6[11]
Removing Rhs of wire \UART:BUART:rx_status_2\[198] = \UART:BUART:rx_parity_error_status\[199]
Removing Rhs of wire \UART:BUART:rx_status_3\[200] = \UART:BUART:rx_stop_bit_error\[201]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[211] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[260]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[215] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[282]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[216] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[217] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[218] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[219] = \UART:BUART:sRX:MODIN4_6\[220]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[220] = \UART:BUART:rx_count_6\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[221] = \UART:BUART:sRX:MODIN4_5\[222]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[222] = \UART:BUART:rx_count_5\[139]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[223] = \UART:BUART:sRX:MODIN4_4\[224]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[224] = \UART:BUART:rx_count_4\[140]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[225] = \UART:BUART:sRX:MODIN4_3\[226]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[226] = \UART:BUART:rx_count_3\[141]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[227] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[228] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[229] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[230] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[231] = one[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[232] = one[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[233] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[234] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[235] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[236] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[237] = \UART:BUART:rx_count_6\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[238] = \UART:BUART:rx_count_5\[139]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[239] = \UART:BUART:rx_count_4\[140]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[240] = \UART:BUART:rx_count_3\[141]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[241] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[242] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[243] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[244] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[245] = one[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[246] = one[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[247] = Net_6[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[262] = \UART:BUART:rx_postpoll\[97]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[263] = \UART:BUART:rx_parity_bit\[214]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[264] = \UART:BUART:rx_postpoll\[97]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[265] = \UART:BUART:rx_parity_bit\[214]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[266] = \UART:BUART:rx_postpoll\[97]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[267] = \UART:BUART:rx_parity_bit\[214]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[269] = one[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[270] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[268]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[271] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[268]
Removing Lhs of wire tmpOE__UART_RX_PIN_net_0[293] = one[8]
Removing Lhs of wire tmpOE__UART_TX_PIN_net_0[298] = one[8]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[305] = one[8]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[306] = one[8]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[307] = one[8]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[308] = one[8]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[309] = one[8]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[310] = one[8]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[311] = one[8]
Removing Lhs of wire Net_12[331] = Net_6[11]
Removing Lhs of wire \STEP_TIMER:Net_260\[334] = Net_6[11]
Removing Lhs of wire \STEP_TIMER:Net_266\[335] = one[8]
Removing Rhs of wire Net_212[339] = \STEP_TIMER:Net_57\[338]
Removing Lhs of wire \STEP_TIMER:Net_102\[341] = one[8]
Removing Rhs of wire \QUAD_DECODER:Net_1275\[348] = \QUAD_DECODER:Cnt16:Net_49\[349]
Removing Rhs of wire \QUAD_DECODER:Net_1275\[348] = \QUAD_DECODER:Cnt16:CounterUDB:tc_reg_i\[406]
Removing Lhs of wire \QUAD_DECODER:Cnt16:Net_89\[351] = \QUAD_DECODER:Net_1251\[352]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:ctrl_capmode_1\[362] = Net_6[11]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:ctrl_capmode_0\[363] = Net_6[11]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:ctrl_enable\[375] = \QUAD_DECODER:Cnt16:CounterUDB:control_7\[367]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:capt_rising\[377] = Net_6[11]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:capt_falling\[378] = \QUAD_DECODER:Cnt16:CounterUDB:prevCapture\[376]
Removing Rhs of wire \QUAD_DECODER:Net_1260\[382] = \QUAD_DECODER:bQuadDec:state_2\[520]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:final_enable\[384] = \QUAD_DECODER:Cnt16:CounterUDB:control_7\[367]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:counter_enable\[385] = \QUAD_DECODER:Cnt16:CounterUDB:control_7\[367]
Removing Rhs of wire \QUAD_DECODER:Cnt16:CounterUDB:status_0\[386] = \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_status\[387]
Removing Rhs of wire \QUAD_DECODER:Cnt16:CounterUDB:status_1\[388] = \QUAD_DECODER:Cnt16:CounterUDB:per_zero\[389]
Removing Rhs of wire \QUAD_DECODER:Cnt16:CounterUDB:status_2\[390] = \QUAD_DECODER:Cnt16:CounterUDB:overflow_status\[391]
Removing Rhs of wire \QUAD_DECODER:Cnt16:CounterUDB:status_3\[392] = \QUAD_DECODER:Cnt16:CounterUDB:underflow_status\[393]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:status_4\[394] = \QUAD_DECODER:Cnt16:CounterUDB:hwCapture\[380]
Removing Rhs of wire \QUAD_DECODER:Cnt16:CounterUDB:status_5\[395] = \QUAD_DECODER:Cnt16:CounterUDB:fifo_full\[396]
Removing Rhs of wire \QUAD_DECODER:Cnt16:CounterUDB:status_6\[397] = \QUAD_DECODER:Cnt16:CounterUDB:fifo_nempty\[398]
Removing Rhs of wire \QUAD_DECODER:Cnt16:CounterUDB:overflow\[400] = \QUAD_DECODER:Cnt16:CounterUDB:per_FF\[401]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:underflow\[402] = \QUAD_DECODER:Cnt16:CounterUDB:status_1\[388]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:tc_i\[405] = \QUAD_DECODER:Cnt16:CounterUDB:reload_tc\[383]
Removing Rhs of wire \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_i\[407] = \QUAD_DECODER:Cnt16:CounterUDB:cmp_equal\[408]
Removing Rhs of wire \QUAD_DECODER:Net_1264\[411] = \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_reg_i\[410]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:dp_dir\[415] = \QUAD_DECODER:Net_1251\[352]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:cs_addr_2\[416] = \QUAD_DECODER:Net_1251\[352]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:cs_addr_1\[417] = \QUAD_DECODER:Cnt16:CounterUDB:count_enable\[414]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:cs_addr_0\[418] = \QUAD_DECODER:Cnt16:CounterUDB:reload\[381]
Removing Lhs of wire \QUAD_DECODER:Net_1290\[495] = \QUAD_DECODER:Net_1275\[348]
Removing Lhs of wire \QUAD_DECODER:bQuadDec:index_filt\[518] = \QUAD_DECODER:Net_1232\[519]
Removing Lhs of wire \QUAD_DECODER:Net_1232\[519] = one[8]
Removing Rhs of wire \QUAD_DECODER:bQuadDec:error\[521] = \QUAD_DECODER:bQuadDec:state_3\[522]
Removing Lhs of wire \QUAD_DECODER:bQuadDec:status_0\[525] = \QUAD_DECODER:Net_530\[526]
Removing Lhs of wire \QUAD_DECODER:bQuadDec:status_1\[527] = \QUAD_DECODER:Net_611\[528]
Removing Lhs of wire \QUAD_DECODER:bQuadDec:status_2\[529] = \QUAD_DECODER:Net_1260\[382]
Removing Lhs of wire \QUAD_DECODER:bQuadDec:status_3\[530] = \QUAD_DECODER:bQuadDec:error\[521]
Removing Lhs of wire \QUAD_DECODER:bQuadDec:status_4\[531] = Net_6[11]
Removing Lhs of wire \QUAD_DECODER:bQuadDec:status_5\[532] = Net_6[11]
Removing Lhs of wire \QUAD_DECODER:bQuadDec:status_6\[533] = Net_6[11]
Removing Lhs of wire \QUAD_DECODER:Net_1229\[538] = one[8]
Removing Lhs of wire \QUAD_DECODER:Net_1272\[539] = \QUAD_DECODER:Net_1264\[411]
Removing Lhs of wire tmpOE__QUAD_DECODER_WITCH_PIN_net_0[551] = one[8]
Removing Lhs of wire \LIMIT_STATUS_REG:status_0\[557] = Net_610[558]
Removing Lhs of wire \LIMIT_STATUS_REG:status_1\[559] = Net_611[560]
Removing Lhs of wire \LIMIT_STATUS_REG:status_2\[561] = Net_1156[562]
Removing Lhs of wire \LIMIT_STATUS_REG:status_3\[563] = Net_6[11]
Removing Lhs of wire \LIMIT_STATUS_REG:status_4\[564] = Net_6[11]
Removing Lhs of wire \LIMIT_STATUS_REG:status_5\[565] = Net_6[11]
Removing Lhs of wire \LIMIT_STATUS_REG:status_6\[566] = Net_6[11]
Removing Lhs of wire Net_50[569] = Net_6[11]
Removing Rhs of wire Net_166[570] = \LIMIT_X_DEBOUNCER:DEBOUNCER[0]:d_sync_0\[575]
Removing Rhs of wire Net_378[571] = \LIMIT_Y_DEBOUNCER:DEBOUNCER[0]:d_sync_0\[583]
Removing Rhs of wire Net_408[572] = \LIMIT_Z_DEBOUNCER:DEBOUNCER[0]:d_sync_0\[591]
Removing Lhs of wire tmpOE__LIMIT_X_PIN_net_0[598] = one[8]
Removing Lhs of wire tmpOE__LIMIT_Y_PIN_net_0[603] = one[8]
Removing Lhs of wire tmpOE__LIMIT_Z_PIN_net_0[608] = one[8]
Removing Lhs of wire tmpOE__QUAD_DECODER_PIN_A_net_0[615] = one[8]
Removing Lhs of wire tmpOE__QUAD_DECODER_PIN_B_net_0[620] = one[8]
Removing Lhs of wire \STEP_CONTROL_REG:clk\[624] = Net_512[625]
Removing Lhs of wire \STEP_CONTROL_REG:rst\[626] = Net_6[11]
Removing Rhs of wire Net_442[627] = \STEP_CONTROL_REG:control_out_0\[628]
Removing Rhs of wire Net_442[627] = \STEP_CONTROL_REG:control_0\[651]
Removing Rhs of wire Net_496[629] = \STEP_CONTROL_REG:control_out_1\[630]
Removing Rhs of wire Net_496[629] = \STEP_CONTROL_REG:control_1\[650]
Removing Rhs of wire Net_82[631] = \STEP_CONTROL_REG:control_out_2\[632]
Removing Rhs of wire Net_82[631] = \STEP_CONTROL_REG:control_2\[649]
Removing Lhs of wire \STEP_DIR_CONTROL_REG:clk\[653] = Net_6[11]
Removing Lhs of wire \STEP_DIR_CONTROL_REG:rst\[654] = Net_6[11]
Removing Rhs of wire Net_595[655] = \STEP_DIR_CONTROL_REG:control_out_0\[656]
Removing Rhs of wire Net_595[655] = \STEP_DIR_CONTROL_REG:control_0\[679]
Removing Rhs of wire Net_596[657] = \STEP_DIR_CONTROL_REG:control_out_1\[658]
Removing Rhs of wire Net_596[657] = \STEP_DIR_CONTROL_REG:control_1\[678]
Removing Rhs of wire Net_597[659] = \STEP_DIR_CONTROL_REG:control_out_2\[660]
Removing Rhs of wire Net_597[659] = \STEP_DIR_CONTROL_REG:control_2\[677]
Removing Lhs of wire tmpOE__STEP_ENABLE_PIN_net_0[681] = one[8]
Removing Rhs of wire Net_708[682] = \STEP_ENABLE_CONTROL_REG:control_out_0\[689]
Removing Rhs of wire Net_708[682] = \STEP_ENABLE_CONTROL_REG:control_0\[712]
Removing Lhs of wire \STEP_ENABLE_CONTROL_REG:clk\[687] = Net_6[11]
Removing Lhs of wire \STEP_ENABLE_CONTROL_REG:rst\[688] = Net_6[11]
Removing Lhs of wire tmpOE__STEP_X_PIN_net_0[714] = one[8]
Removing Lhs of wire tmpOE__STEP_Z_PIN_net_0[720] = one[8]
Removing Lhs of wire tmpOE__DIR_X_PIN_net_0[726] = one[8]
Removing Lhs of wire tmpOE__DIR_Y_PIN_net_0[732] = one[8]
Removing Lhs of wire tmpOE__DIR_Z_PIN_net_0[738] = one[8]
Removing Lhs of wire tmpOE__STEP_Y_PIN_net_0[744] = one[8]
Removing Lhs of wire tmpOE__COOLANT_FLOOD_PIN_net_0[750] = one[8]
Removing Lhs of wire \SPINDLE_PWM:Net_107\[757] = Net_6[11]
Removing Lhs of wire \SPINDLE_PWM:Net_113\[758] = one[8]
Removing Lhs of wire Net_133[759] = Net_6[11]
Removing Rhs of wire Net_501[763] = \SPINDLE_PWM:Net_57\[761]
Removing Lhs of wire Net_475[766] = Net_6[11]
Removing Lhs of wire tmpOE__SPINDLE_PWM_PIN_net_0[770] = one[8]
Removing Lhs of wire tmpOE__CONTROL_PIN_net_3[778] = one[8]
Removing Lhs of wire tmpOE__CONTROL_PIN_net_2[779] = one[8]
Removing Lhs of wire tmpOE__CONTROL_PIN_net_1[780] = one[8]
Removing Lhs of wire tmpOE__CONTROL_PIN_net_0[781] = one[8]
Removing Lhs of wire tmpOE__COOLANT_MIST_PIN_net_0[793] = one[8]
Removing Lhs of wire \CONTROL_STATUS_REG:status_0\[798] = Net_572[799]
Removing Lhs of wire \CONTROL_STATUS_REG:status_1\[800] = Net_587[801]
Removing Lhs of wire \CONTROL_STATUS_REG:status_2\[802] = Net_584[803]
Removing Lhs of wire \CONTROL_STATUS_REG:status_3\[804] = Net_423[805]
Removing Lhs of wire \CONTROL_STATUS_REG:status_4\[806] = Net_6[11]
Removing Lhs of wire \CONTROL_STATUS_REG:status_5\[807] = Net_6[11]
Removing Lhs of wire \CONTROL_STATUS_REG:status_6\[808] = Net_6[11]
Removing Lhs of wire Net_560[811] = Net_6[11]
Removing Lhs of wire tmpOE__PROBE_PIN_net_0[813] = one[8]
Removing Lhs of wire \PROBE_STATUS_REG:status_0\[818] = Net_639[819]
Removing Lhs of wire \PROBE_STATUS_REG:status_1\[820] = Net_6[11]
Removing Lhs of wire \PROBE_STATUS_REG:status_2\[821] = Net_6[11]
Removing Lhs of wire \PROBE_STATUS_REG:status_3\[822] = Net_6[11]
Removing Lhs of wire \PROBE_STATUS_REG:status_4\[823] = Net_6[11]
Removing Lhs of wire \PROBE_STATUS_REG:status_5\[824] = Net_6[11]
Removing Lhs of wire \PROBE_STATUS_REG:status_6\[825] = Net_6[11]
Removing Lhs of wire Net_655[828] = Net_6[11]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[831] = Net_6[11]
Removing Lhs of wire Net_15D[836] = Net_6[11]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[846] = \UART:BUART:rx_bitclk_pre\[132]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[855] = \UART:BUART:rx_parity_error_pre\[209]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[856] = Net_6[11]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:prevCapture\\D\[862] = Net_6[11]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:overflow_reg_i\\D\[863] = \QUAD_DECODER:Cnt16:CounterUDB:overflow\[400]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:underflow_reg_i\\D\[864] = \QUAD_DECODER:Cnt16:CounterUDB:status_1\[388]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:tc_reg_i\\D\[865] = \QUAD_DECODER:Cnt16:CounterUDB:reload_tc\[383]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:prevCompare\\D\[866] = \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_i\[407]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_reg_i\\D\[867] = \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_i\[407]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:count_stored_i\\D\[868] = \QUAD_DECODER:Net_1203\[413]
Removing Lhs of wire \QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_0\\D\[876] = Net_424[545]
Removing Lhs of wire \QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_1\\D\[877] = \QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_0\[544]
Removing Lhs of wire Net_427D[878] = Net_6[11]
Removing Lhs of wire Net_426D[879] = Net_6[11]
Removing Lhs of wire \LIMIT_X_DEBOUNCER:DEBOUNCER[0]:d_sync_0\\D\[880] = Net_179[576]
Removing Lhs of wire \LIMIT_X_DEBOUNCER:DEBOUNCER[0]:d_sync_1\\D\[881] = Net_166[570]
Removing Lhs of wire Net_183D[882] = Net_6[11]
Removing Lhs of wire Net_182D[884] = Net_6[11]
Removing Lhs of wire \LIMIT_Y_DEBOUNCER:DEBOUNCER[0]:d_sync_0\\D\[885] = Net_230[584]
Removing Lhs of wire \LIMIT_Y_DEBOUNCER:DEBOUNCER[0]:d_sync_1\\D\[886] = Net_378[571]
Removing Lhs of wire Net_63D[887] = Net_6[11]
Removing Lhs of wire Net_62D[889] = Net_6[11]
Removing Lhs of wire \LIMIT_Z_DEBOUNCER:DEBOUNCER[0]:d_sync_0\\D\[890] = Net_327[592]
Removing Lhs of wire \LIMIT_Z_DEBOUNCER:DEBOUNCER[0]:d_sync_1\\D\[891] = Net_408[572]
Removing Lhs of wire Net_66D[892] = Net_6[11]
Removing Lhs of wire Net_65D[894] = Net_6[11]

------------------------------------------------------
Aliased 0 equations, 251 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_6' (cost = 0):
Net_6 <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\QUAD_DECODER:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QUAD_DECODER:Cnt16:CounterUDB:capt_either_edge\ <= (\QUAD_DECODER:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QUAD_DECODER:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QUAD_DECODER:Cnt16:CounterUDB:reload_tc\ <= (\QUAD_DECODER:Cnt16:CounterUDB:status_1\
	OR \QUAD_DECODER:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QUAD_DECODER:bQuadDec:A_j\' (cost = 1):
\QUAD_DECODER:bQuadDec:A_j\ <= ((\QUAD_DECODER:bQuadDec:quad_A_delayed_0\ and \QUAD_DECODER:bQuadDec:quad_A_delayed_1\ and \QUAD_DECODER:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QUAD_DECODER:bQuadDec:A_k\' (cost = 3):
\QUAD_DECODER:bQuadDec:A_k\ <= ((not \QUAD_DECODER:bQuadDec:quad_A_delayed_0\ and not \QUAD_DECODER:bQuadDec:quad_A_delayed_1\ and not \QUAD_DECODER:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QUAD_DECODER:bQuadDec:B_j\' (cost = 1):
\QUAD_DECODER:bQuadDec:B_j\ <= ((\QUAD_DECODER:bQuadDec:quad_B_delayed_0\ and \QUAD_DECODER:bQuadDec:quad_B_delayed_1\ and \QUAD_DECODER:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QUAD_DECODER:bQuadDec:B_k\' (cost = 3):
\QUAD_DECODER:bQuadDec:B_k\ <= ((not \QUAD_DECODER:bQuadDec:quad_B_delayed_0\ and not \QUAD_DECODER:bQuadDec:quad_B_delayed_1\ and not \QUAD_DECODER:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QUAD_DECODER:Net_1151\' (cost = 0):
\QUAD_DECODER:Net_1151\ <= (not \QUAD_DECODER:Net_1251\);

Note:  Expanding virtual equation for '\QUAD_DECODER:Net_1287\' (cost = 0):
\QUAD_DECODER:Net_1287\ <= (not \QUAD_DECODER:Net_1264\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\QUAD_DECODER:Net_1248\' (cost = 2):
\QUAD_DECODER:Net_1248\ <= ((not \QUAD_DECODER:Net_1264\ and \QUAD_DECODER:Net_1275\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_7 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_7 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_7 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_7 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_7 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 42 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to Net_6
Aliasing \UART:BUART:rx_status_6\ to Net_6
Aliasing \QUAD_DECODER:Cnt16:CounterUDB:hwCapture\ to Net_6
Aliasing \UART:BUART:rx_markspace_status\\D\ to Net_6
Aliasing \UART:BUART:rx_parity_error_status\\D\ to Net_6
Aliasing \UART:BUART:rx_addr_match_status\\D\ to Net_6
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[96] = \UART:BUART:rx_bitclk\[144]
Removing Lhs of wire \UART:BUART:rx_status_0\[195] = Net_6[11]
Removing Lhs of wire \UART:BUART:rx_status_6\[204] = Net_6[11]
Removing Lhs of wire \QUAD_DECODER:Cnt16:CounterUDB:hwCapture\[380] = Net_6[11]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[838] = \UART:BUART:tx_ctrl_mark_last\[87]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[850] = Net_6[11]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[851] = Net_6[11]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[853] = Net_6[11]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[854] = \UART:BUART:rx_markspace_pre\[208]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[859] = \UART:BUART:rx_parity_bit\[214]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_7 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_7 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\grbl_psoc.cyprj -dcpsoc3 grbl_psoc.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.797ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 14 August 2018 00:24:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andre\Documents\Cypress_CY8CKIT-059\workspace_grbl_psoc\grbl_psoc.cydsn\grbl_psoc.cyprj -d CY8C5888LTI-LP097 grbl_psoc.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_15 from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \QUAD_DECODER:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: Net_427 from registered to combinatorial
    Converted constant MacroCell: Net_426 from registered to combinatorial
    Converted constant MacroCell: Net_183 from registered to combinatorial
    Converted constant MacroCell: Net_182 from registered to combinatorial
    Converted constant MacroCell: Net_63 from registered to combinatorial
    Converted constant MacroCell: Net_62 from registered to combinatorial
    Converted constant MacroCell: Net_66 from registered to combinatorial
    Converted constant MacroCell: Net_65 from registered to combinatorial
Assigning clock Stepper_Clock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK_SPINDLE'. Fanout=1, Signal=Net_268
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'CLOCK_STEP'. Fanout=1, Signal=Net_512
    Digital Clock 3: Automatic-assigning  clock 'CLOCK_DEBOUNCE'. Fanout=4, Signal=Net_296
    Digital Clock 4: Automatic-assigning  clock 'CLOCK_LC_UPDATE'. Fanout=1, Signal=Net_234
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \QUAD_DECODER:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QUAD_DECODER:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QUAD_DECODER:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QUAD_DECODER_SWITCH_DEBOUNCER:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_DEBOUNCE was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_DEBOUNCE, EnableOut: Constant 1
    UDB Clk/Enable \LIMIT_X_DEBOUNCER:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_DEBOUNCE was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_DEBOUNCE, EnableOut: Constant 1
    UDB Clk/Enable \LIMIT_Y_DEBOUNCER:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_DEBOUNCE was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_DEBOUNCE, EnableOut: Constant 1
    UDB Clk/Enable \LIMIT_Z_DEBOUNCER:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_DEBOUNCE was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_DEBOUNCE, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 28 pin(s) will be assigned a location by the fitter: \LCD:LCDPort(0)\, \LCD:LCDPort(1)\, \LCD:LCDPort(2)\, \LCD:LCDPort(3)\, \LCD:LCDPort(4)\, \LCD:LCDPort(5)\, \LCD:LCDPort(6)\, CONTROL_PIN(0), CONTROL_PIN(1), CONTROL_PIN(2), CONTROL_PIN(3), COOLANT_FLOOD_PIN(0), COOLANT_MIST_PIN(0), DIR_X_PIN(0), DIR_Y_PIN(0), DIR_Z_PIN(0), LIMIT_X_PIN(0), LIMIT_Y_PIN(0), LIMIT_Z_PIN(0), PROBE_PIN(0), QUAD_DECODER_PIN_A(0), QUAD_DECODER_PIN_B(0), QUAD_DECODER_WITCH_PIN(0), SPINDLE_PWM_PIN(0), STEP_ENABLE_PIN(0), STEP_X_PIN(0), STEP_Y_PIN(0), STEP_Z_PIN(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QUAD_DECODER:Net_1264\, Duplicate of \QUAD_DECODER:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QUAD_DECODER:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QUAD_DECODER:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = UART_RX_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_RX_PIN(0)__PA ,
            fb => Net_7 ,
            pad => UART_RX_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_TX_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_TX_PIN(0)__PA ,
            pin_input => Net_2 ,
            pad => UART_TX_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );

    Pin : Name = QUAD_DECODER_WITCH_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_DECODER_WITCH_PIN(0)__PA ,
            fb => Net_424 ,
            pad => QUAD_DECODER_WITCH_PIN(0)_PAD );

    Pin : Name = LIMIT_X_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LIMIT_X_PIN(0)__PA ,
            fb => Net_179 ,
            pad => LIMIT_X_PIN(0)_PAD );

    Pin : Name = LIMIT_Y_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LIMIT_Y_PIN(0)__PA ,
            fb => Net_230 ,
            pad => LIMIT_Y_PIN(0)_PAD );

    Pin : Name = LIMIT_Z_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LIMIT_Z_PIN(0)__PA ,
            fb => Net_327 ,
            pad => LIMIT_Z_PIN(0)_PAD );

    Pin : Name = QUAD_DECODER_PIN_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_DECODER_PIN_A(0)__PA ,
            fb => Net_456 ,
            pad => QUAD_DECODER_PIN_A(0)_PAD );

    Pin : Name = QUAD_DECODER_PIN_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => QUAD_DECODER_PIN_B(0)__PA ,
            fb => Net_457 ,
            pad => QUAD_DECODER_PIN_B(0)_PAD );

    Pin : Name = STEP_ENABLE_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STEP_ENABLE_PIN(0)__PA ,
            pin_input => Net_708 ,
            pad => STEP_ENABLE_PIN(0)_PAD );

    Pin : Name = STEP_X_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STEP_X_PIN(0)__PA ,
            pin_input => Net_442 ,
            pad => STEP_X_PIN(0)_PAD );

    Pin : Name = STEP_Z_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STEP_Z_PIN(0)__PA ,
            pin_input => Net_82 ,
            pad => STEP_Z_PIN(0)_PAD );

    Pin : Name = DIR_X_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIR_X_PIN(0)__PA ,
            pin_input => Net_595 ,
            pad => DIR_X_PIN(0)_PAD );

    Pin : Name = DIR_Y_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIR_Y_PIN(0)__PA ,
            pin_input => Net_596 ,
            pad => DIR_Y_PIN(0)_PAD );

    Pin : Name = DIR_Z_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIR_Z_PIN(0)__PA ,
            pin_input => Net_597 ,
            pad => DIR_Z_PIN(0)_PAD );

    Pin : Name = STEP_Y_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STEP_Y_PIN(0)__PA ,
            pin_input => Net_496 ,
            pad => STEP_Y_PIN(0)_PAD );

    Pin : Name = COOLANT_FLOOD_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COOLANT_FLOOD_PIN(0)__PA ,
            pad => COOLANT_FLOOD_PIN(0)_PAD );

    Pin : Name = SPINDLE_PWM_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPINDLE_PWM_PIN(0)__PA ,
            pin_input => Net_501 ,
            pad => SPINDLE_PWM_PIN(0)_PAD );

    Pin : Name = CONTROL_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CONTROL_PIN(0)__PA ,
            fb => Net_540 ,
            pad => CONTROL_PIN(0)_PAD );

    Pin : Name = CONTROL_PIN(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CONTROL_PIN(1)__PA ,
            fb => Net_541 ,
            pad => CONTROL_PIN(1)_PAD );

    Pin : Name = CONTROL_PIN(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CONTROL_PIN(2)__PA ,
            fb => Net_585 ,
            pad => CONTROL_PIN(2)_PAD );

    Pin : Name = CONTROL_PIN(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CONTROL_PIN(3)__PA ,
            fb => Net_422 ,
            pad => CONTROL_PIN(3)_PAD );

    Pin : Name = COOLANT_MIST_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COOLANT_MIST_PIN(0)__PA ,
            pad => COOLANT_MIST_PIN(0)_PAD );

    Pin : Name = PROBE_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PROBE_PIN(0)__PA ,
            fb => Net_717 ,
            pad => PROBE_PIN(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_7 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QUAD_DECODER:Net_1260\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:status_1\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:overflow\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:overflow\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:status_1\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:control_7\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:count_stored_i\ * 
              \QUAD_DECODER:Net_1203\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QUAD_DECODER:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Net_1275\ * \QUAD_DECODER:Net_1251\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QUAD_DECODER:Net_530\ (fanout=1)

    MacroCell: Name=\QUAD_DECODER:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Net_1275\ * !\QUAD_DECODER:Net_1251\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QUAD_DECODER:Net_611\ (fanout=1)

    MacroCell: Name=Net_610, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_166
        );
        Output = Net_610 (fanout=1)

    MacroCell: Name=Net_611, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_378
        );
        Output = Net_611 (fanout=1)

    MacroCell: Name=Net_1156, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_408
        );
        Output = Net_1156 (fanout=1)

    MacroCell: Name=Net_572, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_540
        );
        Output = Net_572 (fanout=1)

    MacroCell: Name=Net_423, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_422
        );
        Output = Net_423 (fanout=1)

    MacroCell: Name=Net_584, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_585
        );
        Output = Net_584 (fanout=1)

    MacroCell: Name=Net_587, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_541
        );
        Output = Net_587 (fanout=1)

    MacroCell: Name=Net_639, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_717
        );
        Output = Net_639 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_456
        );
        Output = \QUAD_DECODER:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:bQuadDec:quad_A_delayed_0\
        );
        Output = \QUAD_DECODER:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:bQuadDec:quad_A_delayed_1\
        );
        Output = \QUAD_DECODER:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_457
        );
        Output = \QUAD_DECODER:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:bQuadDec:quad_B_delayed_0\
        );
        Output = \QUAD_DECODER:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:bQuadDec:quad_B_delayed_1\
        );
        Output = \QUAD_DECODER:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_7 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_7 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_300, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_296) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_0\ * 
              \QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_300 (fanout=1)

    MacroCell: Name=\QUAD_DECODER:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QUAD_DECODER:Net_1251\ * !\QUAD_DECODER:Net_1260\ * 
              !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + \QUAD_DECODER:Net_1251\ * !\QUAD_DECODER:Net_1260\ * 
              \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + \QUAD_DECODER:Net_1251\ * !\QUAD_DECODER:Net_1260\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\
            + \QUAD_DECODER:Net_1251_split\
        );
        Output = \QUAD_DECODER:Net_1251\ (fanout=6)

    MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:overflow\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:status_1\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QUAD_DECODER:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QUAD_DECODER:Cnt16:CounterUDB:status_1\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:overflow\
        );
        Output = \QUAD_DECODER:Net_1275\ (fanout=2)

    MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QUAD_DECODER:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QUAD_DECODER:Net_1251\ * !\QUAD_DECODER:Net_1260\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\
            + \QUAD_DECODER:Net_1251\ * !\QUAD_DECODER:Net_1260\ * 
              \QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + \QUAD_DECODER:Net_1251\ * !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + \QUAD_DECODER:Net_1251\ * \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
        );
        Output = \QUAD_DECODER:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Net_1203\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QUAD_DECODER:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:Net_1203\ * 
              \QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
        );
        Output = \QUAD_DECODER:Net_1203\ (fanout=3)

    MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QUAD_DECODER:bQuadDec:quad_A_delayed_0\ * 
              !\QUAD_DECODER:bQuadDec:quad_A_delayed_1\ * 
              !\QUAD_DECODER:bQuadDec:quad_A_delayed_2\ * 
              \QUAD_DECODER:bQuadDec:quad_A_filt\
            + \QUAD_DECODER:bQuadDec:quad_A_delayed_0\ * 
              \QUAD_DECODER:bQuadDec:quad_A_delayed_1\ * 
              \QUAD_DECODER:bQuadDec:quad_A_delayed_2\ * 
              !\QUAD_DECODER:bQuadDec:quad_A_filt\
        );
        Output = \QUAD_DECODER:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QUAD_DECODER:bQuadDec:quad_B_delayed_0\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_delayed_1\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_delayed_2\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\
            + \QUAD_DECODER:bQuadDec:quad_B_delayed_0\ * 
              \QUAD_DECODER:bQuadDec:quad_B_delayed_1\ * 
              \QUAD_DECODER:bQuadDec:quad_B_delayed_2\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\
        );
        Output = \QUAD_DECODER:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QUAD_DECODER:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QUAD_DECODER:Net_1260\ * !\QUAD_DECODER:bQuadDec:error\
            + !\QUAD_DECODER:Net_1260\ * !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
        );
        Output = \QUAD_DECODER:Net_1260\ (fanout=10)

    MacroCell: Name=\QUAD_DECODER:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QUAD_DECODER:Net_1260\ * !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
        );
        Output = \QUAD_DECODER:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QUAD_DECODER:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
        );
        Output = \QUAD_DECODER:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QUAD_DECODER:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              \QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
        );
        Output = \QUAD_DECODER:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_296) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_424
        );
        Output = \QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_296) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_0\
        );
        Output = \QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_166, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_296) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_179
        );
        Output = Net_166 (fanout=1)

    MacroCell: Name=Net_378, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_296) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_230
        );
        Output = Net_378 (fanout=1)

    MacroCell: Name=Net_408, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_296) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_327
        );
        Output = Net_408 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QUAD_DECODER:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QUAD_DECODER:Net_1251\ ,
            cs_addr_1 => \QUAD_DECODER:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QUAD_DECODER:Cnt16:CounterUDB:reload\ ,
            chain_out => \QUAD_DECODER:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QUAD_DECODER:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QUAD_DECODER:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QUAD_DECODER:Net_1251\ ,
            cs_addr_1 => \QUAD_DECODER:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QUAD_DECODER:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QUAD_DECODER:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QUAD_DECODER:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QUAD_DECODER:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QUAD_DECODER:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QUAD_DECODER:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QUAD_DECODER:Cnt16:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_17 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_31 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QUAD_DECODER:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QUAD_DECODER:Net_1260\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \QUAD_DECODER:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QUAD_DECODER:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QUAD_DECODER:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QUAD_DECODER:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QUAD_DECODER:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QUAD_DECODER:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QUAD_DECODER:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \QUAD_DECODER:bQuadDec:error\ ,
            status_2 => \QUAD_DECODER:Net_1260\ ,
            status_1 => \QUAD_DECODER:Net_611\ ,
            status_0 => \QUAD_DECODER:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LIMIT_STATUS_REG:sts_intr:sts_reg\
        PORT MAP (
            status_2 => Net_1156 ,
            status_1 => Net_611 ,
            status_0 => Net_610 ,
            interrupt => Net_242 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000000"
        }
        Clock Enable: True

    statusicell: Name =\CONTROL_STATUS_REG:sts_intr:sts_reg\
        PORT MAP (
            status_3 => Net_423 ,
            status_2 => Net_584 ,
            status_1 => Net_587 ,
            status_0 => Net_572 ,
            interrupt => Net_876 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0000000"
        }
        Clock Enable: True

    statusicell: Name =\PROBE_STATUS_REG:sts_intr:sts_reg\
        PORT MAP (
            status_0 => Net_639 ,
            interrupt => Net_1019 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000001"
            cy_md_select = "0000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QUAD_DECODER:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \QUAD_DECODER:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QUAD_DECODER:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QUAD_DECODER:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QUAD_DECODER:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QUAD_DECODER:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QUAD_DECODER:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QUAD_DECODER:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QUAD_DECODER:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\STEP_CONTROL_REG:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_512 ,
            control_7 => \STEP_CONTROL_REG:control_7\ ,
            control_6 => \STEP_CONTROL_REG:control_6\ ,
            control_5 => \STEP_CONTROL_REG:control_5\ ,
            control_4 => \STEP_CONTROL_REG:control_4\ ,
            control_3 => \STEP_CONTROL_REG:control_3\ ,
            control_2 => Net_82 ,
            control_1 => Net_496 ,
            control_0 => Net_442 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000111"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\STEP_DIR_CONTROL_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \STEP_DIR_CONTROL_REG:control_7\ ,
            control_6 => \STEP_DIR_CONTROL_REG:control_6\ ,
            control_5 => \STEP_DIR_CONTROL_REG:control_5\ ,
            control_4 => \STEP_DIR_CONTROL_REG:control_4\ ,
            control_3 => \STEP_DIR_CONTROL_REG:control_3\ ,
            control_2 => Net_597 ,
            control_1 => Net_596 ,
            control_0 => Net_595 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STEP_ENABLE_CONTROL_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \STEP_ENABLE_CONTROL_REG:control_7\ ,
            control_6 => \STEP_ENABLE_CONTROL_REG:control_6\ ,
            control_5 => \STEP_ENABLE_CONTROL_REG:control_5\ ,
            control_4 => \STEP_ENABLE_CONTROL_REG:control_4\ ,
            control_3 => \STEP_ENABLE_CONTROL_REG:control_3\ ,
            control_2 => \STEP_ENABLE_CONTROL_REG:control_2\ ,
            control_1 => \STEP_ENABLE_CONTROL_REG:control_1\ ,
            control_0 => Net_708 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_17 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_31 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_UART_RX
        PORT MAP (
            interrupt => Net_31 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_LCD_UPDATE
        PORT MAP (
            interrupt => Net_234_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_STEP
        PORT MAP (
            interrupt => Net_212 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_QUAD_DECODER_SWITCH
        PORT MAP (
            interrupt => Net_300 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_LIMITS
        PORT MAP (
            interrupt => Net_242 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =ISR_CONTROL
        PORT MAP (
            interrupt => Net_876 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =ISR_PROBE
        PORT MAP (
            interrupt => Net_1019 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   33 :   15 :   48 : 68.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   66 :  126 :  192 : 34.38 %
  Unique P-terms              :  108 :  276 :  384 : 28.13 %
  Total P-terms               :  119 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    7 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.283ms
Tech Mapping phase: Elapsed time ==> 0s.378ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : UART_RX_PIN(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : UART_TX_PIN(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.310ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.54
                   Pterms :            4.75
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      11.00 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_7 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_7 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_7 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_423, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_422
        );
        Output = Net_423 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_31 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_584, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_585
        );
        Output = Net_584 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_572, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_540
        );
        Output = Net_572 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QUAD_DECODER:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QUAD_DECODER:Net_1251\ ,
        cs_addr_1 => \QUAD_DECODER:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QUAD_DECODER:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QUAD_DECODER:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QUAD_DECODER:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QUAD_DECODER:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QUAD_DECODER:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QUAD_DECODER:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QUAD_DECODER:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\CONTROL_STATUS_REG:sts_intr:sts_reg\
    PORT MAP (
        status_3 => Net_423 ,
        status_2 => Net_584 ,
        status_1 => Net_587 ,
        status_0 => Net_572 ,
        interrupt => Net_876 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUAD_DECODER:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              \QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
        );
        Output = \QUAD_DECODER:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_587, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_541
        );
        Output = Net_587 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\QUAD_DECODER:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \QUAD_DECODER:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QUAD_DECODER:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QUAD_DECODER:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QUAD_DECODER:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QUAD_DECODER:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QUAD_DECODER:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QUAD_DECODER:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QUAD_DECODER:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_408, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_296) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_327
        );
        Output = Net_408 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QUAD_DECODER:Net_1203\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:Net_1203\ * 
              \QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
        );
        Output = \QUAD_DECODER:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUAD_DECODER:Net_1260\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QUAD_DECODER:Net_1260\ * !\QUAD_DECODER:bQuadDec:error\
            + !\QUAD_DECODER:Net_1260\ * !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
        );
        Output = \QUAD_DECODER:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:control_7\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:count_stored_i\ * 
              \QUAD_DECODER:Net_1203\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QUAD_DECODER:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QUAD_DECODER:Net_1260\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \QUAD_DECODER:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QUAD_DECODER:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QUAD_DECODER:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QUAD_DECODER:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QUAD_DECODER:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QUAD_DECODER:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_639, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_717
        );
        Output = Net_639 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:status_1\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:overflow\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:overflow\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUAD_DECODER:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
        );
        Output = \QUAD_DECODER:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Cnt16:CounterUDB:status_1\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Net_1203\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QUAD_DECODER:bQuadDec:quad_A_delayed_0\ * 
              !\QUAD_DECODER:bQuadDec:quad_A_delayed_1\ * 
              !\QUAD_DECODER:bQuadDec:quad_A_delayed_2\ * 
              \QUAD_DECODER:bQuadDec:quad_A_filt\
            + \QUAD_DECODER:bQuadDec:quad_A_delayed_0\ * 
              \QUAD_DECODER:bQuadDec:quad_A_delayed_1\ * 
              \QUAD_DECODER:bQuadDec:quad_A_delayed_2\ * 
              !\QUAD_DECODER:bQuadDec:quad_A_filt\
        );
        Output = \QUAD_DECODER:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:bQuadDec:quad_A_delayed_0\
        );
        Output = \QUAD_DECODER:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:bQuadDec:quad_A_delayed_1\
        );
        Output = \QUAD_DECODER:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QUAD_DECODER:bQuadDec:quad_B_delayed_0\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_delayed_1\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_delayed_2\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\
            + \QUAD_DECODER:bQuadDec:quad_B_delayed_0\ * 
              \QUAD_DECODER:bQuadDec:quad_B_delayed_1\ * 
              \QUAD_DECODER:bQuadDec:quad_B_delayed_2\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\
        );
        Output = \QUAD_DECODER:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:bQuadDec:quad_B_delayed_0\
        );
        Output = \QUAD_DECODER:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:bQuadDec:quad_B_delayed_1\
        );
        Output = \QUAD_DECODER:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_456
        );
        Output = \QUAD_DECODER:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\PROBE_STATUS_REG:sts_intr:sts_reg\
    PORT MAP (
        status_0 => Net_639 ,
        interrupt => Net_1019 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000001"
        cy_md_select = "0000000"
    }
    Clock Enable: True

controlcell: Name =\STEP_CONTROL_REG:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_512 ,
        control_7 => \STEP_CONTROL_REG:control_7\ ,
        control_6 => \STEP_CONTROL_REG:control_6\ ,
        control_5 => \STEP_CONTROL_REG:control_5\ ,
        control_4 => \STEP_CONTROL_REG:control_4\ ,
        control_3 => \STEP_CONTROL_REG:control_3\ ,
        control_2 => Net_82 ,
        control_1 => Net_496 ,
        control_0 => Net_442 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000111"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QUAD_DECODER:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QUAD_DECODER:Net_1260\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:status_1\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:overflow\
        );
        Output = \QUAD_DECODER:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QUAD_DECODER:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QUAD_DECODER:Net_1251\ ,
        cs_addr_1 => \QUAD_DECODER:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QUAD_DECODER:Cnt16:CounterUDB:reload\ ,
        chain_out => \QUAD_DECODER:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QUAD_DECODER:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QUAD_DECODER:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QUAD_DECODER:Net_1251\ * !\QUAD_DECODER:Net_1260\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\
            + \QUAD_DECODER:Net_1251\ * !\QUAD_DECODER:Net_1260\ * 
              \QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + \QUAD_DECODER:Net_1251\ * !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + \QUAD_DECODER:Net_1251\ * \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
        );
        Output = \QUAD_DECODER:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_17 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\STEP_DIR_CONTROL_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \STEP_DIR_CONTROL_REG:control_7\ ,
        control_6 => \STEP_DIR_CONTROL_REG:control_6\ ,
        control_5 => \STEP_DIR_CONTROL_REG:control_5\ ,
        control_4 => \STEP_DIR_CONTROL_REG:control_4\ ,
        control_3 => \STEP_DIR_CONTROL_REG:control_3\ ,
        control_2 => Net_597 ,
        control_1 => Net_596 ,
        control_0 => Net_595 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_166, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_296) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_179
        );
        Output = Net_166 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1156, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_408
        );
        Output = Net_1156 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_378, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_296) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_230
        );
        Output = Net_378 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_610, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_166
        );
        Output = Net_610 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_611, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_378
        );
        Output = Net_611 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QUAD_DECODER:Net_1251\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QUAD_DECODER:Net_1251\ * !\QUAD_DECODER:Net_1260\ * 
              !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + \QUAD_DECODER:Net_1251\ * !\QUAD_DECODER:Net_1260\ * 
              \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + \QUAD_DECODER:Net_1251\ * !\QUAD_DECODER:Net_1260\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\
            + \QUAD_DECODER:Net_1251_split\
        );
        Output = \QUAD_DECODER:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QUAD_DECODER:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_457
        );
        Output = \QUAD_DECODER:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\LIMIT_STATUS_REG:sts_intr:sts_reg\
    PORT MAP (
        status_2 => Net_1156 ,
        status_1 => Net_611 ,
        status_0 => Net_610 ,
        interrupt => Net_242 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000000"
    }
    Clock Enable: True

controlcell: Name =\STEP_ENABLE_CONTROL_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \STEP_ENABLE_CONTROL_REG:control_7\ ,
        control_6 => \STEP_ENABLE_CONTROL_REG:control_6\ ,
        control_5 => \STEP_ENABLE_CONTROL_REG:control_5\ ,
        control_4 => \STEP_ENABLE_CONTROL_REG:control_4\ ,
        control_3 => \STEP_ENABLE_CONTROL_REG:control_3\ ,
        control_2 => \STEP_ENABLE_CONTROL_REG:control_2\ ,
        control_1 => \STEP_ENABLE_CONTROL_REG:control_1\ ,
        control_0 => Net_708 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QUAD_DECODER:Net_1275\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QUAD_DECODER:Cnt16:CounterUDB:status_1\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:overflow\
        );
        Output = \QUAD_DECODER:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUAD_DECODER:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QUAD_DECODER:Net_1260\ * !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * !\QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              \QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
            + !\QUAD_DECODER:Net_1260\ * \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              !\QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              \QUAD_DECODER:bQuadDec:state_0\
            + \QUAD_DECODER:bQuadDec:quad_A_filt\ * 
              \QUAD_DECODER:bQuadDec:quad_B_filt\ * 
              !\QUAD_DECODER:bQuadDec:error\ * 
              !\QUAD_DECODER:bQuadDec:state_1\ * 
              !\QUAD_DECODER:bQuadDec:state_0\
        );
        Output = \QUAD_DECODER:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QUAD_DECODER:Net_611\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Net_1275\ * !\QUAD_DECODER:Net_1251\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QUAD_DECODER:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_300, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_296) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_0\ * 
              \QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_300 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_296) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_0\
        );
        Output = \QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_296) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_424
        );
        Output = \QUAD_DECODER_SWITCH_DEBOUNCER:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QUAD_DECODER:Net_530\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUAD_DECODER:Net_1275\ * \QUAD_DECODER:Net_1251\ * 
              !\QUAD_DECODER:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QUAD_DECODER:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QUAD_DECODER:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \QUAD_DECODER:bQuadDec:error\ ,
        status_2 => \QUAD_DECODER:Net_1260\ ,
        status_1 => \QUAD_DECODER:Net_611\ ,
        status_0 => \QUAD_DECODER:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_CONTROL
        PORT MAP (
            interrupt => Net_876 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_LCD_UPDATE
        PORT MAP (
            interrupt => Net_234_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =ISR_LIMITS
        PORT MAP (
            interrupt => Net_242 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =ISR_PROBE
        PORT MAP (
            interrupt => Net_1019 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =ISR_QUAD_DECODER_SWITCH
        PORT MAP (
            interrupt => Net_300 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =ISR_UART_RX
        PORT MAP (
            interrupt => Net_31 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_31 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_17 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =ISR_STEP
        PORT MAP (
            interrupt => Net_212 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = STEP_Z_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STEP_Z_PIN(0)__PA ,
        pin_input => Net_82 ,
        pad => STEP_Z_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = COOLANT_FLOOD_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COOLANT_FLOOD_PIN(0)__PA ,
        pad => COOLANT_FLOOD_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = COOLANT_MIST_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COOLANT_MIST_PIN(0)__PA ,
        pad => COOLANT_MIST_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = STEP_ENABLE_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STEP_ENABLE_PIN(0)__PA ,
        pin_input => Net_708 ,
        pad => STEP_ENABLE_PIN(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = QUAD_DECODER_PIN_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_DECODER_PIN_A(0)__PA ,
        fb => Net_456 ,
        pad => QUAD_DECODER_PIN_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CONTROL_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CONTROL_PIN(0)__PA ,
        fb => Net_540 ,
        pad => CONTROL_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CONTROL_PIN(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CONTROL_PIN(1)__PA ,
        fb => Net_541 ,
        pad => CONTROL_PIN(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CONTROL_PIN(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CONTROL_PIN(2)__PA ,
        fb => Net_585 ,
        pad => CONTROL_PIN(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CONTROL_PIN(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CONTROL_PIN(3)__PA ,
        fb => Net_422 ,
        pad => CONTROL_PIN(3)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LIMIT_Y_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LIMIT_Y_PIN(0)__PA ,
        fb => Net_230 ,
        pad => LIMIT_Y_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PROBE_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PROBE_PIN(0)__PA ,
        fb => Net_717 ,
        pad => PROBE_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = QUAD_DECODER_PIN_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_DECODER_PIN_B(0)__PA ,
        fb => Net_457 ,
        pad => QUAD_DECODER_PIN_B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIR_X_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIR_X_PIN(0)__PA ,
        pin_input => Net_595 ,
        pad => DIR_X_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LIMIT_Z_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LIMIT_Z_PIN(0)__PA ,
        fb => Net_327 ,
        pad => LIMIT_Z_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = QUAD_DECODER_WITCH_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => QUAD_DECODER_WITCH_PIN(0)__PA ,
        fb => Net_424 ,
        pad => QUAD_DECODER_WITCH_PIN(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = LIMIT_X_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LIMIT_X_PIN(0)__PA ,
        fb => Net_179 ,
        pad => LIMIT_X_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = STEP_X_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STEP_X_PIN(0)__PA ,
        pin_input => Net_442 ,
        pad => STEP_X_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = UART_RX_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_RX_PIN(0)__PA ,
        fb => Net_7 ,
        pad => UART_RX_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = UART_TX_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_TX_PIN(0)__PA ,
        pin_input => Net_2 ,
        pad => UART_TX_PIN(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = SPINDLE_PWM_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPINDLE_PWM_PIN(0)__PA ,
        pin_input => Net_501 ,
        pad => SPINDLE_PWM_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = STEP_Y_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STEP_Y_PIN(0)__PA ,
        pin_input => Net_496 ,
        pad => STEP_Y_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIR_Y_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIR_Y_PIN(0)__PA ,
        pin_input => Net_596 ,
        pad => DIR_Y_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIR_Z_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIR_Z_PIN(0)__PA ,
        pin_input => Net_597 ,
        pad => DIR_Z_PIN(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_268 ,
            dclk_0 => Net_268_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_512 ,
            dclk_2 => Net_512_local ,
            dclk_glb_3 => Net_296 ,
            dclk_3 => Net_296_local ,
            dclk_glb_4 => Net_234 ,
            dclk_4 => Net_234_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\SPINDLE_PWM:PWMHW\
        PORT MAP (
            clock => Net_268 ,
            enable => __ONE__ ,
            tc => \SPINDLE_PWM:Net_63\ ,
            cmp => Net_501 ,
            irq => \SPINDLE_PWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\STEP_TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \STEP_TIMER:Net_51\ ,
            cmp => \STEP_TIMER:Net_261\ ,
            irq => Net_212 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                           | 
Port | Pin | Fixed |      Type |       Drive Mode |                      Name | Connections
-----+-----+-------+-----------+------------------+---------------------------+------------
   0 |   2 |       |      NONE |         CMOS_OUT |             STEP_Z_PIN(0) | In(Net_82)
     |   5 |       |      NONE |         CMOS_OUT |      COOLANT_FLOOD_PIN(0) | 
     |   6 |       |      NONE |         CMOS_OUT |       COOLANT_MIST_PIN(0) | 
     |   7 |       |      NONE |         CMOS_OUT |        STEP_ENABLE_PIN(0) | In(Net_708)
-----+-----+-------+-----------+------------------+---------------------------+------------
   1 |   2 |       |      NONE |      RES_PULL_UP |     QUAD_DECODER_PIN_A(0) | FB(Net_456)
     |   4 |       |      NONE |      RES_PULL_UP |            CONTROL_PIN(0) | FB(Net_540)
     |   5 |       |      NONE |      RES_PULL_UP |            CONTROL_PIN(1) | FB(Net_541)
     |   6 |       |      NONE |      RES_PULL_UP |            CONTROL_PIN(2) | FB(Net_585)
     |   7 |       |      NONE |      RES_PULL_UP |            CONTROL_PIN(3) | FB(Net_422)
-----+-----+-------+-----------+------------------+---------------------------+------------
   2 |   0 |       |      NONE |      RES_PULL_UP |            LIMIT_Y_PIN(0) | FB(Net_230)
     |   1 |       |      NONE |      RES_PULL_UP |              PROBE_PIN(0) | FB(Net_717)
     |   4 |       |      NONE |      RES_PULL_UP |     QUAD_DECODER_PIN_B(0) | FB(Net_457)
     |   5 |       |      NONE |         CMOS_OUT |              DIR_X_PIN(0) | In(Net_595)
     |   6 |       |      NONE |      RES_PULL_UP |            LIMIT_Z_PIN(0) | FB(Net_327)
     |   7 |       |      NONE |      RES_PULL_UP | QUAD_DECODER_WITCH_PIN(0) | FB(Net_424)
-----+-----+-------+-----------+------------------+---------------------------+------------
   3 |   0 |       |      NONE |         CMOS_OUT |          \LCD:LCDPort(0)\ | 
     |   1 |       |      NONE |         CMOS_OUT |          \LCD:LCDPort(1)\ | 
     |   2 |       |      NONE |         CMOS_OUT |          \LCD:LCDPort(2)\ | 
     |   3 |       |      NONE |         CMOS_OUT |          \LCD:LCDPort(3)\ | 
     |   4 |       |      NONE |         CMOS_OUT |          \LCD:LCDPort(4)\ | 
     |   5 |       |      NONE |         CMOS_OUT |          \LCD:LCDPort(5)\ | 
     |   6 |       |      NONE |         CMOS_OUT |          \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+---------------------------+------------
  12 |   2 |       |      NONE |      RES_PULL_UP |            LIMIT_X_PIN(0) | FB(Net_179)
     |   3 |       |      NONE |         CMOS_OUT |             STEP_X_PIN(0) | In(Net_442)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |            UART_RX_PIN(0) | FB(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |            UART_TX_PIN(0) | In(Net_2)
-----+-----+-------+-----------+------------------+---------------------------+------------
  15 |   1 |       |      NONE |         CMOS_OUT |        SPINDLE_PWM_PIN(0) | In(Net_501)
     |   2 |       |      NONE |         CMOS_OUT |             STEP_Y_PIN(0) | In(Net_496)
     |   4 |       |      NONE |         CMOS_OUT |              DIR_Y_PIN(0) | In(Net_596)
     |   5 |       |      NONE |         CMOS_OUT |              DIR_Z_PIN(0) | In(Net_597)
-------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.126ms
Digital Placement phase: Elapsed time ==> 2s.533ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\andre\Documents\PSoC Creator\4.2\Devices\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "grbl_psoc_r.vh2" --pcf-path "grbl_psoc.pco" --des-name "grbl_psoc" --dsf-path "grbl_psoc.dsf" --sdc-path "grbl_psoc.sdc" --lib-path "grbl_psoc_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.940ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.253ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in grbl_psoc_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.729ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.266ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.588ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.589ms
API generation phase: Elapsed time ==> 2s.799ms
Dependency generation phase: Elapsed time ==> 0s.036ms
Cleanup phase: Elapsed time ==> 0s.000ms
