{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1663330362016 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov5640 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ov5640\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1663330362045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1663330362075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1663330362075 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1463 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1663330362125 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1464 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1663330362125 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 30 833 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 30 degrees (833 ps) for clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1465 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1663330362125 ""}  } { { "db/clk_gen_altpll.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1463 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1663330362125 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1663330362262 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1663330362412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1663330362412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1663330362412 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1663330362412 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 5520 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1663330362415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 5522 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1663330362415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 5524 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1663330362415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 5526 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1663330362415 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1663330362415 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1663330362418 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1663330362427 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 80 " "No exact pin location assignment(s) for 1 pins of 80 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hsync " "Pin hsync not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hsync } } } { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 11 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1663330362741 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1663330362741 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1663330363175 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3fk1 " "Entity dcfifo_3fk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe7\|dffe8a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1663330363177 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1663330363177 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1663330363177 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1663330363177 ""}
{ "Info" "ISTA_SDC_FOUND" "ov5640.sdc " "Reading SDC File: 'ov5640.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663330363188 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1663330363189 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1663330363189 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 30.00 -duty_cycle 50.00 -name \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 30.00 -duty_cycle 50.00 -name \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1663330363189 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1663330363189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1663330363190 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_pclk " "Node: ov5640_pclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1663330363194 "|ov5640|ov5640_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl\|i2c_clk " "Node: ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl\|i2c_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1663330363194 "|ov5640|ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl\|cnt_i2c_clk\[0\] " "Node: ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl\|cnt_i2c_clk\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1663330363194 "|ov5640|ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_i2c_clk[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1663330363203 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1663330363206 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1663330363206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1663330363206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1663330363206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.000 u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  30.000 u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1663330363206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1663330363206 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  10.000 u_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1663330363206 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1663330363206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1663330363294 ""}  } { { "db/clk_gen_altpll.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/clk_gen_altpll.v" 92 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1463 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1663330363294 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1663330363295 ""}  } { { "db/clk_gen_altpll.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/clk_gen_altpll.v" 92 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1463 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1663330363295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1663330363295 ""}  } { { "db/clk_gen_altpll.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/clk_gen_altpll.v" 92 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1463 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1663330363295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl\|i2c_clk  " "Automatically promoted node ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl\|i2c_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1663330363295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl\|cnt_i2c_clk\[0\] " "Destination node ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl\|cnt_i2c_clk\[0\]" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 179 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_i2c_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1416 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl\|cnt_i2c_clk\[1\] " "Destination node ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl\|cnt_i2c_clk\[1\]" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 179 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_i2c_clk[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1415 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl\|i2c_clk~0 " "Destination node ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl\|i2c_clk~0" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 17 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|i2c_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 2574 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363295 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1663330363295 ""}  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 17 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|i2c_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1435 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1663330363295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1663330363295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 47 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 2054 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr~29 " "Destination node sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr~29" {  } { { "../rtl/sdram/fifo_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/fifo_ctrl.v" 29 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 4130 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363295 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1663330363295 ""}  } { { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 4 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 5499 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1663330363295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1663330363296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[0\] " "Destination node isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[0\]" {  } { { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 28 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 961 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[1\] " "Destination node isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[1\]" {  } { { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 28 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1017 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[2\] " "Destination node isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[2\]" {  } { { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 28 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1018 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[3\] " "Destination node isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[3\]" {  } { { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 28 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1019 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[4\] " "Destination node isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[4\]" {  } { { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 28 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1020 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[5\] " "Destination node isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[5\]" {  } { { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 28 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1021 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[6\] " "Destination node isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[6\]" {  } { { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 28 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1022 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[7\] " "Destination node isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[7\]" {  } { { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 28 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1023 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[8\] " "Destination node isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[8\]" {  } { { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 28 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1024 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[9\] " "Destination node isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|ram_rd_addr\[9\]" {  } { { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 28 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 1025 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1663330363296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1663330363296 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1663330363296 ""}  } { { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 47 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 2054 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1663330363296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov5640_top:u_ov5640_top\|comb~0  " "Automatically promoted node ov5640_top:u_ov5640_top\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1663330363297 ""}  } { { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_top:u_ov5640_top|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 0 { 0 ""} 0 3896 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1663330363297 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1663330363825 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1663330363828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1663330363829 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1663330363832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1663330363836 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1663330363839 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1663330364347 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1663330364351 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1663330364351 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1663330364364 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1663330364364 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1663330364364 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 14 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663330364365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 8 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663330364365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 19 7 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663330364365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 23 4 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663330364365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 24 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663330364365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 14 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663330364365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 15 11 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663330364365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1663330364365 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1663330364365 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1663330364365 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk\[0\] tft_clk~output " "PLL \"clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"tft_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/clk_gen_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "IP_core/clk_gen/clk_gen.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/clk_gen/clk_gen.v" 111 0 0 } } { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 75 0 0 } } { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1663330364400 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F " "Node \"F\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1663330364525 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1663330364525 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663330364526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1663330365202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663330365542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1663330365559 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1663330366345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663330366345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1663330366948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/FPGA_isp/ov5640_sobel/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1663330367950 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1663330367950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663330368164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1663330368166 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1663330368166 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1663330368166 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1663330368221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1663330368286 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1663330368578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1663330368631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1663330369054 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663330369667 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1663330370115 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_isp/ov5640_sobel/quartus_prj/output_files/ov5640.fit.smsg " "Generated suppressed messages file E:/FPGA_isp/ov5640_sobel/quartus_prj/output_files/ov5640.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1663330370302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5929 " "Peak virtual memory: 5929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1663330371015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 16 20:12:51 2022 " "Processing ended: Fri Sep 16 20:12:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1663330371015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1663330371015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1663330371015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1663330371015 ""}
