From c57098b2b29cadedbee46cbe3f29af3cffcec9c2 Mon Sep 17 00:00:00 2001
From: Fugang Duan <B38611@freescale.com>
Date: Sat, 15 Feb 2014 12:43:26 +0800
Subject: [PATCH 0806/1074] ENGR00299323-13 ARM:imx:imx6sx: add enet init for
 imx6sx platform

- Init GPR1 register to select enet1 and enet2 refrence clock from
  internal PLL.
- Add enet MAC address checking from fuse.
- Add some phy fixup, set RGMII IO voltage to 1.8V.

Signed-off-by: Fugang Duan <B38611@freescale.com>

Simon delete
[Original patch taken from git://git.freescale.com/imx/linux-2.6-imx.git]
Signed-off-by: Biyao Zhai <biyao.zhai@windriver.com>
---
 include/linux/mfd/syscon/imx6q-iomuxc-gpr.h |    7 ++++++-
 1 files changed, 6 insertions(+), 1 deletions(-)

diff --git a/include/linux/mfd/syscon/imx6q-iomuxc-gpr.h b/include/linux/mfd/syscon/imx6q-iomuxc-gpr.h
index 2b7b43d..bcdd9e3 100644
--- a/include/linux/mfd/syscon/imx6q-iomuxc-gpr.h
+++ b/include/linux/mfd/syscon/imx6q-iomuxc-gpr.h
@@ -1,5 +1,5 @@
 /*
- * Copyright (C) 2012 Freescale Semiconductor, Inc.
+ * Copyright (C) 2012-2014 Freescale Semiconductor, Inc.
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License version 2 as
@@ -395,6 +395,11 @@
 #define IMX6SX_GPR4_FEC_ENET1_STOP_REQ         (0x1 << 3)
 #define IMX6SX_GPR4_FEC_ENET2_STOP_REQ         (0x1 << 4)
 
+/* For imx6sx iomux gpr register field define */
+#define IMX6SX_GPR1_FEC_CLOCK_MUX_SEL_MASK      (0x3 << 13)
+#define IMX6SX_GPR1_FEC_CLOCK_PAD_DIR_MASK      (0x3 << 17)
+#define IMX6SX_GPR1_FEC_CLOCK_MUX_SEL_EXT       (0x3 << 13)
+
 #define IMX6SX_GPR5_DISP_MUX_LDB_CTRL_MASK	(0x1 << 3)
 #define IMX6SX_GPR5_DISP_MUX_LDB_CTRL_LCDIF1	(0x0 << 3)
 #define IMX6SX_GPR5_DISP_MUX_LDB_CTRL_LCDIF2	(0x1 << 3)
-- 
1.7.5.4

