1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "tests/build/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] tests/simple_tests/UnsizedConstant/top.sv:1:1: Compile module "work@top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] tests/simple_tests/UnsizedConstant/top.sv:1:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'o' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'begin'
        Object '' of type 'immediate_assert'
          Object '' of type 'operation'
            Object 'o' of type 'ref_obj'
            Object '' of type 'constant'
  Object 'work@top' of type 'module_inst'
    Object 'o' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'o' of type 'ref_obj'
      Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <tests/simple_tests/UnsizedConstant/top.sv:1.1-6.10> str='\top'
      AST_WIRE <tests/simple_tests/UnsizedConstant/top.sv:1.32-1.33> str='\o' output logic port=1 dimensions=[31:0]
        AST_RANGE <tests/simple_tests/UnsizedConstant/top.sv:1.25-1.31> basic_prep range=[31:0] in_param
          AST_CONSTANT <tests/simple_tests/UnsizedConstant/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31 in_param
          AST_CONSTANT <tests/simple_tests/UnsizedConstant/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_ASSIGN <tests/simple_tests/UnsizedConstant/top.sv:2.11-2.17>
        AST_IDENTIFIER <tests/simple_tests/UnsizedConstant/top.sv:2.11-2.12> str='\o' in_lvalue
        AST_CONSTANT <tests/simple_tests/UnsizedConstant/top.sv:0.0-0.0> bits='11111111111111111111111111111111'(32) signed range=[31:0] int=4294967295
      AST_ALWAYS <tests/simple_tests/UnsizedConstant/top.sv:3.4-5.7>
        ATTR \always_comb:
          AST_CONSTANT <tests/simple_tests/UnsizedConstant/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1 in_param
        AST_BLOCK <tests/simple_tests/UnsizedConstant/top.sv:3.16-5.7>
          AST_ASSERT <tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29>
            AST_EQ <tests/simple_tests/UnsizedConstant/top.sv:4.14-4.27>
              AST_IDENTIFIER <tests/simple_tests/UnsizedConstant/top.sv:4.14-4.15> str='\o'
              AST_CONSTANT <tests/simple_tests/UnsizedConstant/top.sv:0.0-0.0> bits='00000000000000001111111111111111'(32) range=[31:0] int=65535
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(o);
      output [31:0] o;
      assign o = -1;
      (* always_comb = 1 *)
      always @*
        /** AST_ASSERT **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <tests/simple_tests/UnsizedConstant/top.sv:1.1-6.10> str='\top' basic_prep
      AST_WIRE <tests/simple_tests/UnsizedConstant/top.sv:1.32-1.33> str='\o' output logic basic_prep port=1 range=[31:0] dimensions=[31:0]
        AST_RANGE <tests/simple_tests/UnsizedConstant/top.sv:1.25-1.31> basic_prep range=[31:0] in_param
          AST_CONSTANT <tests/simple_tests/UnsizedConstant/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31 in_param
          AST_CONSTANT <tests/simple_tests/UnsizedConstant/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_ASSIGN <tests/simple_tests/UnsizedConstant/top.sv:2.11-2.17> basic_prep
        AST_IDENTIFIER <tests/simple_tests/UnsizedConstant/top.sv:2.11-2.12> str='\o' basic_prep in_lvalue
        AST_CONSTANT <tests/simple_tests/UnsizedConstant/top.sv:0.0-0.0> bits='11111111111111111111111111111111'(32) signed basic_prep range=[31:0] int=4294967295
      AST_ALWAYS <tests/simple_tests/UnsizedConstant/top.sv:3.4-5.7> basic_prep
        ATTR \always_comb:
          AST_CONSTANT <tests/simple_tests/UnsizedConstant/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1 in_param
        AST_BLOCK <tests/simple_tests/UnsizedConstant/top.sv:3.16-5.7> basic_prep
          AST_ASSERT <tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29> basic_prep
            AST_EQ <tests/simple_tests/UnsizedConstant/top.sv:4.14-4.27> basic_prep
              AST_IDENTIFIER <tests/simple_tests/UnsizedConstant/top.sv:4.14-4.15> str='\o' basic_prep
              AST_CONSTANT <tests/simple_tests/UnsizedConstant/top.sv:0.0-0.0> bits='00000000000000001111111111111111'(32) basic_prep range=[31:0] int=65535
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(o);
      output [31:0] o;
      assign o = -1;
      (* always_comb = 1 *)
      always @*
        /** AST_ASSERT **/
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top

2.1.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$tests/simple_tests/UnsizedConstant/top.sv:3$1'.

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$tests/simple_tests/UnsizedConstant/top.sv:3$1'.
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.3. Executing FUTURE pass.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.7.8. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== top ===

   Number of wires:                  1
   Number of wire bits:             32
   Number of public wires:           1
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $check                          1

2.13. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.38+17 (git sha1 cd8e6cbc6, clang++-15 15.0.6 -O0 -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\top'.

(* keep =  1  *)
(* top =  1  *)
(* src = "tests/simple_tests/UnsizedConstant/top.sv:1.1-6.10" *)
module top(o);
  (* src = "tests/simple_tests/UnsizedConstant/top.sv:1.32-1.33" *)
  output [31:0] o;
  wire [31:0] o;
  always @*
    if (1'h1) begin
      assert (1'h0);
    end
  assign o = 32'd4294967295;
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\top'.

5. Executing ASYNC2SYNC pass.

6. Executing SIM pass (simulate the circuit).
Simulating cycle 0.
Simulating cycle 1.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 2.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 3.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 4.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 5.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 6.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 7.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 8.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 9.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 10.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 11.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 12.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 13.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 14.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 15.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 16.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 17.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 18.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 19.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 20.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 21.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 22.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 23.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 24.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 25.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 26.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 27.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 28.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 29.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 30.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 31.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 32.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 33.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 34.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 35.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 36.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 37.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 38.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 39.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.
Simulating cycle 40.
Failed assertion $assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 at
    tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29
Warning: Assertion top.$assert$tests/simple_tests/UnsizedConstant/top.sv:4$2 (tests/simple_tests/UnsizedConstant/top.sv:4.7-4.29) failed.

Warnings: 1 unique messages, 40 total
Yosys 0.38+17 (git sha1 cd8e6cbc6, clang++-15 15.0.6 -O0 -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
