$date
	Sun Oct 23 05:33:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#891296
b10100 !
1"
#891298
b10100 &
b10100 %
1$
#891299
0"
#891302
b1010 &
b1010 %
#891306
b101 &
b101 %
#891310
b10000 &
b10000 %
#891314
b1000 &
b1000 %
#891318
b100 &
b100 %
#891322
b10 &
b10 %
#891326
b1 &
1#
b1 %
#891330
b0 &
b0 %
0#
0$
#1903463
b11000 !
1"
#1903466
b11000 &
b11000 %
1$
#1903467
0"
#1903470
b1100 &
b1100 %
#1903474
b110 &
b110 %
#1903478
b11 &
b11 %
#1903482
b1010 &
b1010 %
#1903486
b101 &
b101 %
#1903490
b10000 &
b10000 %
#1903494
b1000 &
b1000 %
#1903498
b100 &
b100 %
#1903502
b10 &
b10 %
#1903506
b1 &
b1 %
1#
#1903510
b0 &
0#
b0 %
0$
#2901741
b1110 !
1"
#2901742
b1110 &
b1110 %
1$
#2901743
0"
#2901746
b111 &
b111 %
#2901750
b10110 &
b10110 %
#2901754
b1011 &
b1011 %
#2901758
b100010 &
b100010 %
#2901762
b10001 &
b10001 %
#2901766
b110100 &
b110100 %
#2901770
b11010 &
b11010 %
#2901774
b1101 &
b1101 %
#2901778
b101000 &
b101000 %
#2901782
b10100 &
b10100 %
#2901786
b1010 &
b1010 %
#2901790
b101 &
b101 %
#2901794
b10000 &
b10000 %
#2901798
b1000 &
b1000 %
#2901802
b100 &
b100 %
#2901806
b10 &
b10 %
#2901810
b1 &
b1 %
1#
#2901814
b0 &
0#
b0 %
0$
#4500012
