// Seed: 4294652194
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output tri id_2,
    output tri1 id_3,
    input wor id_4,
    input wire id_5,
    output supply1 id_6,
    output supply1 id_7,
    output tri1 id_8,
    input uwire id_9,
    input supply0 id_10,
    output tri id_11,
    output tri id_12
);
  wire id_14;
  logic ['b0 : 1] id_15;
  ;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input supply0 id_2
    , id_16,
    output tri0 id_3,
    output wor id_4,
    output wire id_5,
    output uwire id_6,
    output uwire id_7,
    output wand id_8,
    input wor id_9,
    input tri1 id_10,
    output supply0 id_11,
    output supply0 id_12,
    input wire id_13,
    output wire id_14
);
  assign id_6  = id_13;
  assign id_12 = -1 ? id_9 : id_16;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_14,
      id_5,
      id_1,
      id_1,
      id_11,
      id_4,
      id_14,
      id_2,
      id_2,
      id_8,
      id_6
  );
endmodule
