
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006f64  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406f64  00406f64  00016f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  00406f6c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000308  204009d0  0040793c  000209d0  2**2
                  ALLOC
  4 .stack        00002000  20400cd8  00407c44  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402cd8  00409c44  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   00017d24  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000361c  00000000  00000000  0003877b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000552e  00000000  00000000  0003bd97  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000860  00000000  00000000  000412c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000008d8  00000000  00000000  00041b25  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020ff5  00000000  00000000  000423fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e473  00000000  00000000  000633f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009013b  00000000  00000000  00071865  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001e4c  00000000  00000000  001019a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d8 2c 40 20 d1 12 40 00 cd 12 40 00 cd 12 40 00     .,@ ..@...@...@.
  400010:	cd 12 40 00 cd 12 40 00 cd 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	cd 12 40 00 cd 12 40 00 00 00 00 00 cd 12 40 00     ..@...@.......@.
  40003c:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  40004c:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  40005c:	cd 12 40 00 cd 12 40 00 00 00 00 00 31 0e 40 00     ..@...@.....1.@.
  40006c:	45 0e 40 00 59 0e 40 00 cd 12 40 00 cd 12 40 00     E.@.Y.@...@...@.
  40007c:	cd 12 40 00 6d 0e 40 00 81 0e 40 00 cd 12 40 00     ..@.m.@...@...@.
  40008c:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  40009c:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  4000ac:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  4000bc:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  4000cc:	cd 12 40 00 00 00 00 00 cd 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  4000ec:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  4000fc:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  40010c:	cd 12 40 00 cd 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ......@...@...@.
  40012c:	cd 12 40 00 cd 12 40 00 00 00 00 00 cd 12 40 00     ..@...@.......@.
  40013c:	cd 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	00406f6c 	.word	0x00406f6c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406f6c 	.word	0x00406f6c
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	00406f6c 	.word	0x00406f6c
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001ac:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <spi_enable_clock+0x20>)
  4001b0:	4298      	cmp	r0, r3
  4001b2:	d003      	beq.n	4001bc <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b4:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <spi_enable_clock+0x24>)
  4001b6:	4298      	cmp	r0, r3
  4001b8:	d004      	beq.n	4001c4 <spi_enable_clock+0x18>
  4001ba:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001bc:	2015      	movs	r0, #21
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <spi_enable_clock+0x28>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	202a      	movs	r0, #42	; 0x2a
  4001c6:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_enable_clock+0x28>)
  4001c8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ca:	e7f6      	b.n	4001ba <spi_enable_clock+0xe>
  4001cc:	40008000 	.word	0x40008000
  4001d0:	40058000 	.word	0x40058000
  4001d4:	00400fb5 	.word	0x00400fb5

004001d8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001d8:	6843      	ldr	r3, [r0, #4]
  4001da:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001de:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e0:	6843      	ldr	r3, [r0, #4]
  4001e2:	0409      	lsls	r1, r1, #16
  4001e4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001e8:	4319      	orrs	r1, r3
  4001ea:	6041      	str	r1, [r0, #4]
  4001ec:	4770      	bx	lr

004001ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f4:	6905      	ldr	r5, [r0, #16]
  4001f6:	f015 0f02 	tst.w	r5, #2
  4001fa:	d103      	bne.n	400204 <spi_write+0x16>
		if (!timeout--) {
  4001fc:	3c01      	subs	r4, #1
  4001fe:	d1f9      	bne.n	4001f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400200:	2001      	movs	r0, #1
  400202:	e00c      	b.n	40021e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400204:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400206:	f014 0f02 	tst.w	r4, #2
  40020a:	d006      	beq.n	40021a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40020c:	0412      	lsls	r2, r2, #16
  40020e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400212:	4311      	orrs	r1, r2
		if (uc_last) {
  400214:	b10b      	cbz	r3, 40021a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400216:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc30      	pop	{r4, r5}
  400220:	4770      	bx	lr

00400222 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400222:	b932      	cbnz	r2, 400232 <spi_set_clock_polarity+0x10>
  400224:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400228:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022a:	f023 0301 	bic.w	r3, r3, #1
  40022e:	6303      	str	r3, [r0, #48]	; 0x30
  400230:	4770      	bx	lr
  400232:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400236:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400238:	f043 0301 	orr.w	r3, r3, #1
  40023c:	6303      	str	r3, [r0, #48]	; 0x30
  40023e:	4770      	bx	lr

00400240 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400240:	b932      	cbnz	r2, 400250 <spi_set_clock_phase+0x10>
  400242:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400246:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400248:	f023 0302 	bic.w	r3, r3, #2
  40024c:	6303      	str	r3, [r0, #48]	; 0x30
  40024e:	4770      	bx	lr
  400250:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400254:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400256:	f043 0302 	orr.w	r3, r3, #2
  40025a:	6303      	str	r3, [r0, #48]	; 0x30
  40025c:	4770      	bx	lr

0040025e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40025e:	2a04      	cmp	r2, #4
  400260:	d003      	beq.n	40026a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400262:	b16a      	cbz	r2, 400280 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400264:	2a08      	cmp	r2, #8
  400266:	d016      	beq.n	400296 <spi_configure_cs_behavior+0x38>
  400268:	4770      	bx	lr
  40026a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40026e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400270:	f023 0308 	bic.w	r3, r3, #8
  400274:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400278:	f043 0304 	orr.w	r3, r3, #4
  40027c:	6303      	str	r3, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr
  400280:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400284:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400286:	f023 0308 	bic.w	r3, r3, #8
  40028a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40028c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028e:	f023 0304 	bic.w	r3, r3, #4
  400292:	6303      	str	r3, [r0, #48]	; 0x30
  400294:	4770      	bx	lr
  400296:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029c:	f043 0308 	orr.w	r3, r3, #8
  4002a0:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a2:	e7e1      	b.n	400268 <spi_configure_cs_behavior+0xa>

004002a4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002ae:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b2:	431a      	orrs	r2, r3
  4002b4:	630a      	str	r2, [r1, #48]	; 0x30
  4002b6:	4770      	bx	lr

004002b8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002b8:	1e43      	subs	r3, r0, #1
  4002ba:	4419      	add	r1, r3
  4002bc:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c0:	1e43      	subs	r3, r0, #1
  4002c2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c4:	bf94      	ite	ls
  4002c6:	b200      	sxthls	r0, r0
		return -1;
  4002c8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002cc:	4770      	bx	lr

004002ce <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4002ce:	b17a      	cbz	r2, 4002f0 <spi_set_baudrate_div+0x22>
{
  4002d0:	b410      	push	{r4}
  4002d2:	4614      	mov	r4, r2
  4002d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002e6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002e8:	2000      	movs	r0, #0
}
  4002ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002ee:	4770      	bx	lr
        return -1;
  4002f0:	f04f 30ff 	mov.w	r0, #4294967295
  4002f4:	4770      	bx	lr
	...

004002f8 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4002f8:	4b01      	ldr	r3, [pc, #4]	; (400300 <gfx_mono_set_framebuffer+0x8>)
  4002fa:	6018      	str	r0, [r3, #0]
  4002fc:	4770      	bx	lr
  4002fe:	bf00      	nop
  400300:	204009ec 	.word	0x204009ec

00400304 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400304:	4b02      	ldr	r3, [pc, #8]	; (400310 <gfx_mono_framebuffer_put_byte+0xc>)
  400306:	681b      	ldr	r3, [r3, #0]
  400308:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  40030c:	5442      	strb	r2, [r0, r1]
  40030e:	4770      	bx	lr
  400310:	204009ec 	.word	0x204009ec

00400314 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400314:	4b02      	ldr	r3, [pc, #8]	; (400320 <gfx_mono_framebuffer_get_byte+0xc>)
  400316:	681b      	ldr	r3, [r3, #0]
  400318:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  40031c:	5c40      	ldrb	r0, [r0, r1]
  40031e:	4770      	bx	lr
  400320:	204009ec 	.word	0x204009ec

00400324 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400328:	1884      	adds	r4, r0, r2
  40032a:	2c80      	cmp	r4, #128	; 0x80
  40032c:	dd02      	ble.n	400334 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40032e:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  400332:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400334:	b322      	cbz	r2, 400380 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  400336:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  400338:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  40033c:	2601      	movs	r6, #1
  40033e:	fa06 f101 	lsl.w	r1, r6, r1
  400342:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400344:	2b01      	cmp	r3, #1
  400346:	d01d      	beq.n	400384 <gfx_mono_generic_draw_horizontal_line+0x60>
  400348:	2b00      	cmp	r3, #0
  40034a:	d035      	beq.n	4003b8 <gfx_mono_generic_draw_horizontal_line+0x94>
  40034c:	2b02      	cmp	r3, #2
  40034e:	d117      	bne.n	400380 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400350:	3801      	subs	r0, #1
  400352:	b2c7      	uxtb	r7, r0
  400354:	19d4      	adds	r4, r2, r7
  400356:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  400358:	f8df a090 	ldr.w	sl, [pc, #144]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  40035c:	f04f 0900 	mov.w	r9, #0
  400360:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400364:	4621      	mov	r1, r4
  400366:	4628      	mov	r0, r5
  400368:	47d0      	blx	sl
			temp ^= pixelmask;
  40036a:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40036e:	464b      	mov	r3, r9
  400370:	b2d2      	uxtb	r2, r2
  400372:	4621      	mov	r1, r4
  400374:	4628      	mov	r0, r5
  400376:	47c0      	blx	r8
  400378:	3c01      	subs	r4, #1
  40037a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40037c:	42bc      	cmp	r4, r7
  40037e:	d1f1      	bne.n	400364 <gfx_mono_generic_draw_horizontal_line+0x40>
  400380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400384:	3801      	subs	r0, #1
  400386:	b2c7      	uxtb	r7, r0
  400388:	19d4      	adds	r4, r2, r7
  40038a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40038c:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400390:	f04f 0900 	mov.w	r9, #0
  400394:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400398:	4621      	mov	r1, r4
  40039a:	4628      	mov	r0, r5
  40039c:	47d0      	blx	sl
			temp |= pixelmask;
  40039e:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003a2:	464b      	mov	r3, r9
  4003a4:	b2d2      	uxtb	r2, r2
  4003a6:	4621      	mov	r1, r4
  4003a8:	4628      	mov	r0, r5
  4003aa:	47c0      	blx	r8
  4003ac:	3c01      	subs	r4, #1
  4003ae:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003b0:	42bc      	cmp	r4, r7
  4003b2:	d1f1      	bne.n	400398 <gfx_mono_generic_draw_horizontal_line+0x74>
  4003b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003b8:	3801      	subs	r0, #1
  4003ba:	b2c7      	uxtb	r7, r0
  4003bc:	19d4      	adds	r4, r2, r7
  4003be:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4003c0:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4003c4:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4003c6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4003ca:	4621      	mov	r1, r4
  4003cc:	4628      	mov	r0, r5
  4003ce:	47c0      	blx	r8
			temp &= ~pixelmask;
  4003d0:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003d4:	2300      	movs	r3, #0
  4003d6:	b2d2      	uxtb	r2, r2
  4003d8:	4621      	mov	r1, r4
  4003da:	4628      	mov	r0, r5
  4003dc:	47c8      	blx	r9
  4003de:	3c01      	subs	r4, #1
  4003e0:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003e2:	42bc      	cmp	r4, r7
  4003e4:	d1f1      	bne.n	4003ca <gfx_mono_generic_draw_horizontal_line+0xa6>
  4003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003ea:	bf00      	nop
  4003ec:	00400715 	.word	0x00400715
  4003f0:	00400611 	.word	0x00400611

004003f4 <gfx_mono_generic_draw_vertical_line>:
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
	if (length == 0) {
  4003f4:	2a00      	cmp	r2, #0
  4003f6:	d048      	beq.n	40048a <gfx_mono_generic_draw_vertical_line+0x96>
{
  4003f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4003fc:	4614      	mov	r4, r2
  4003fe:	461f      	mov	r7, r3
  400400:	4606      	mov	r6, r0
		return;
	}

	gfx_coord_t y2 = y + length - 1;
  400402:	1e4a      	subs	r2, r1, #1
  400404:	4422      	add	r2, r4
  400406:	b2d2      	uxtb	r2, r2

	if (y == y2) {
  400408:	4291      	cmp	r1, r2
  40040a:	d031      	beq.n	400470 <gfx_mono_generic_draw_vertical_line+0x7c>
  40040c:	2a1f      	cmp	r2, #31
  40040e:	bf28      	it	cs
  400410:	221f      	movcs	r2, #31
  400412:	4615      	mov	r5, r2

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
		y2 = GFX_MONO_LCD_HEIGHT - 1;
	}

	gfx_coord_t y1page = y / 8;
  400414:	08cc      	lsrs	r4, r1, #3
	gfx_coord_t y2page = y2 / 8;
  400416:	ea4f 08d2 	mov.w	r8, r2, lsr #3

	uint8_t y1bitpos = y & 0x07;
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
  40041a:	f001 0207 	and.w	r2, r1, #7
  40041e:	23ff      	movs	r3, #255	; 0xff
  400420:	fa03 f202 	lsl.w	r2, r3, r2
  400424:	b2d2      	uxtb	r2, r2
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
  400426:	f005 0507 	and.w	r5, r5, #7
  40042a:	f1c5 0507 	rsb	r5, r5, #7
  40042e:	fa43 f505 	asr.w	r5, r3, r5
  400432:	b2ed      	uxtb	r5, r5

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
  400434:	4544      	cmp	r4, r8
  400436:	d020      	beq.n	40047a <gfx_mono_generic_draw_vertical_line+0x86>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
  400438:	463b      	mov	r3, r7
  40043a:	4601      	mov	r1, r0
  40043c:	4620      	mov	r0, r4
  40043e:	f8df 904c 	ldr.w	r9, [pc, #76]	; 40048c <gfx_mono_generic_draw_vertical_line+0x98>
  400442:	47c8      	blx	r9

		while (++y1page < y2page) {
  400444:	3401      	adds	r4, #1
  400446:	45a0      	cmp	r8, r4
  400448:	d90a      	bls.n	400460 <gfx_mono_generic_draw_vertical_line+0x6c>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
  40044a:	f04f 0aff 	mov.w	sl, #255	; 0xff
  40044e:	463b      	mov	r3, r7
  400450:	4652      	mov	r2, sl
  400452:	4631      	mov	r1, r6
  400454:	4620      	mov	r0, r4
  400456:	47c8      	blx	r9
		while (++y1page < y2page) {
  400458:	3401      	adds	r4, #1
  40045a:	b2e4      	uxtb	r4, r4
  40045c:	45a0      	cmp	r8, r4
  40045e:	d8f6      	bhi.n	40044e <gfx_mono_generic_draw_vertical_line+0x5a>
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
  400460:	463b      	mov	r3, r7
  400462:	462a      	mov	r2, r5
  400464:	4631      	mov	r1, r6
  400466:	4640      	mov	r0, r8
  400468:	4c08      	ldr	r4, [pc, #32]	; (40048c <gfx_mono_generic_draw_vertical_line+0x98>)
  40046a:	47a0      	blx	r4
  40046c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_draw_pixel(x, y, color);
  400470:	461a      	mov	r2, r3
  400472:	4b07      	ldr	r3, [pc, #28]	; (400490 <gfx_mono_generic_draw_vertical_line+0x9c>)
  400474:	4798      	blx	r3
		return;
  400476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
  40047a:	463b      	mov	r3, r7
  40047c:	402a      	ands	r2, r5
  40047e:	4601      	mov	r1, r0
  400480:	4620      	mov	r0, r4
  400482:	4c02      	ldr	r4, [pc, #8]	; (40048c <gfx_mono_generic_draw_vertical_line+0x98>)
  400484:	47a0      	blx	r4
  400486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40048a:	4770      	bx	lr
  40048c:	00400721 	.word	0x00400721
  400490:	004006b1 	.word	0x004006b1

00400494 <gfx_mono_generic_draw_rect>:
 * \param[in] color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400498:	4604      	mov	r4, r0
  40049a:	460f      	mov	r7, r1
  40049c:	4616      	mov	r6, r2
  40049e:	4698      	mov	r8, r3
  4004a0:	f89d 5020 	ldrb.w	r5, [sp, #32]
	gfx_mono_draw_horizontal_line(x, y, width, color);
  4004a4:	462b      	mov	r3, r5
  4004a6:	f8df 9034 	ldr.w	r9, [pc, #52]	; 4004dc <gfx_mono_generic_draw_rect+0x48>
  4004aa:	47c8      	blx	r9
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);
  4004ac:	f108 31ff 	add.w	r1, r8, #4294967295
  4004b0:	4439      	add	r1, r7
  4004b2:	462b      	mov	r3, r5
  4004b4:	4632      	mov	r2, r6
  4004b6:	b2c9      	uxtb	r1, r1
  4004b8:	4620      	mov	r0, r4
  4004ba:	47c8      	blx	r9

	gfx_mono_draw_vertical_line(x, y, height, color);
  4004bc:	462b      	mov	r3, r5
  4004be:	4642      	mov	r2, r8
  4004c0:	4639      	mov	r1, r7
  4004c2:	4620      	mov	r0, r4
  4004c4:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4004e0 <gfx_mono_generic_draw_rect+0x4c>
  4004c8:	47c8      	blx	r9
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
  4004ca:	1e70      	subs	r0, r6, #1
  4004cc:	4420      	add	r0, r4
  4004ce:	462b      	mov	r3, r5
  4004d0:	4642      	mov	r2, r8
  4004d2:	4639      	mov	r1, r7
  4004d4:	b2c0      	uxtb	r0, r0
  4004d6:	47c8      	blx	r9
  4004d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4004dc:	00400325 	.word	0x00400325
  4004e0:	004003f5 	.word	0x004003f5

004004e4 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4004e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4004e8:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  4004ec:	b18b      	cbz	r3, 400512 <gfx_mono_generic_draw_filled_rect+0x2e>
  4004ee:	461c      	mov	r4, r3
  4004f0:	4690      	mov	r8, r2
  4004f2:	4606      	mov	r6, r0
  4004f4:	1e4d      	subs	r5, r1, #1
  4004f6:	b2ed      	uxtb	r5, r5
  4004f8:	442c      	add	r4, r5
  4004fa:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4004fc:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400518 <gfx_mono_generic_draw_filled_rect+0x34>
  400500:	463b      	mov	r3, r7
  400502:	4642      	mov	r2, r8
  400504:	4621      	mov	r1, r4
  400506:	4630      	mov	r0, r6
  400508:	47c8      	blx	r9
  40050a:	3c01      	subs	r4, #1
  40050c:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40050e:	42ac      	cmp	r4, r5
  400510:	d1f6      	bne.n	400500 <gfx_mono_generic_draw_filled_rect+0x1c>
  400512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400516:	bf00      	nop
  400518:	00400325 	.word	0x00400325

0040051c <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  40051c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400520:	b083      	sub	sp, #12
  400522:	4604      	mov	r4, r0
  400524:	4688      	mov	r8, r1
  400526:	4691      	mov	r9, r2
  400528:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40052a:	7a5b      	ldrb	r3, [r3, #9]
  40052c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400530:	2100      	movs	r1, #0
  400532:	9100      	str	r1, [sp, #0]
  400534:	4649      	mov	r1, r9
  400536:	4640      	mov	r0, r8
  400538:	4d21      	ldr	r5, [pc, #132]	; (4005c0 <gfx_mono_draw_char+0xa4>)
  40053a:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  40053c:	f89b 3000 	ldrb.w	r3, [fp]
  400540:	b113      	cbz	r3, 400548 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400542:	b003      	add	sp, #12
  400544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400548:	f89b 2008 	ldrb.w	r2, [fp, #8]
  40054c:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40054e:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400552:	bf18      	it	ne
  400554:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  400556:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40055a:	f89b 700a 	ldrb.w	r7, [fp, #10]
  40055e:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400560:	fb17 f70a 	smulbb	r7, r7, sl
  400564:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400568:	f8db 3004 	ldr.w	r3, [fp, #4]
  40056c:	fa13 f787 	uxtah	r7, r3, r7
  400570:	e01f      	b.n	4005b2 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  400572:	0064      	lsls	r4, r4, #1
  400574:	b2e4      	uxtb	r4, r4
  400576:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  400578:	b2eb      	uxtb	r3, r5
  40057a:	429e      	cmp	r6, r3
  40057c:	d910      	bls.n	4005a0 <gfx_mono_draw_char+0x84>
  40057e:	b2eb      	uxtb	r3, r5
  400580:	eb08 0003 	add.w	r0, r8, r3
  400584:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400586:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40058a:	bf08      	it	eq
  40058c:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400590:	f014 0f80 	tst.w	r4, #128	; 0x80
  400594:	d0ed      	beq.n	400572 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400596:	2201      	movs	r2, #1
  400598:	4649      	mov	r1, r9
  40059a:	4b0a      	ldr	r3, [pc, #40]	; (4005c4 <gfx_mono_draw_char+0xa8>)
  40059c:	4798      	blx	r3
  40059e:	e7e8      	b.n	400572 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  4005a0:	f109 0901 	add.w	r9, r9, #1
  4005a4:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4005a8:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4005ac:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4005b0:	d0c7      	beq.n	400542 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4005b2:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4005b6:	2e00      	cmp	r6, #0
  4005b8:	d0f2      	beq.n	4005a0 <gfx_mono_draw_char+0x84>
  4005ba:	2500      	movs	r5, #0
  4005bc:	462c      	mov	r4, r5
  4005be:	e7de      	b.n	40057e <gfx_mono_draw_char+0x62>
  4005c0:	004004e5 	.word	0x004004e5
  4005c4:	004006b1 	.word	0x004006b1

004005c8 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4005c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4005cc:	4604      	mov	r4, r0
  4005ce:	4690      	mov	r8, r2
  4005d0:	461d      	mov	r5, r3
  4005d2:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4005d4:	4f0d      	ldr	r7, [pc, #52]	; (40060c <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  4005d6:	460e      	mov	r6, r1
  4005d8:	e008      	b.n	4005ec <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4005da:	7a6a      	ldrb	r2, [r5, #9]
  4005dc:	3201      	adds	r2, #1
  4005de:	4442      	add	r2, r8
  4005e0:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4005e4:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4005e6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4005ea:	b16b      	cbz	r3, 400608 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4005ec:	7820      	ldrb	r0, [r4, #0]
  4005ee:	280a      	cmp	r0, #10
  4005f0:	d0f3      	beq.n	4005da <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  4005f2:	280d      	cmp	r0, #13
  4005f4:	d0f7      	beq.n	4005e6 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  4005f6:	462b      	mov	r3, r5
  4005f8:	4642      	mov	r2, r8
  4005fa:	4649      	mov	r1, r9
  4005fc:	47b8      	blx	r7
			x += font->width;
  4005fe:	7a2b      	ldrb	r3, [r5, #8]
  400600:	4499      	add	r9, r3
  400602:	fa5f f989 	uxtb.w	r9, r9
  400606:	e7ee      	b.n	4005e6 <gfx_mono_draw_string+0x1e>
}
  400608:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40060c:	0040051d 	.word	0x0040051d

00400610 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400610:	b570      	push	{r4, r5, r6, lr}
  400612:	4604      	mov	r4, r0
  400614:	460d      	mov	r5, r1
  400616:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400618:	b91b      	cbnz	r3, 400622 <gfx_mono_ssd1306_put_byte+0x12>
  40061a:	4b0d      	ldr	r3, [pc, #52]	; (400650 <gfx_mono_ssd1306_put_byte+0x40>)
  40061c:	4798      	blx	r3
  40061e:	42b0      	cmp	r0, r6
  400620:	d015      	beq.n	40064e <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400622:	4632      	mov	r2, r6
  400624:	4629      	mov	r1, r5
  400626:	4620      	mov	r0, r4
  400628:	4b0a      	ldr	r3, [pc, #40]	; (400654 <gfx_mono_ssd1306_put_byte+0x44>)
  40062a:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  40062c:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400630:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400634:	4c08      	ldr	r4, [pc, #32]	; (400658 <gfx_mono_ssd1306_put_byte+0x48>)
  400636:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400638:	f3c5 1002 	ubfx	r0, r5, #4, #3
  40063c:	f040 0010 	orr.w	r0, r0, #16
  400640:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400642:	f005 000f 	and.w	r0, r5, #15
  400646:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400648:	4630      	mov	r0, r6
  40064a:	4b04      	ldr	r3, [pc, #16]	; (40065c <gfx_mono_ssd1306_put_byte+0x4c>)
  40064c:	4798      	blx	r3
  40064e:	bd70      	pop	{r4, r5, r6, pc}
  400650:	00400315 	.word	0x00400315
  400654:	00400305 	.word	0x00400305
  400658:	00400765 	.word	0x00400765
  40065c:	00400985 	.word	0x00400985

00400660 <gfx_mono_ssd1306_init>:
{
  400660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400664:	480d      	ldr	r0, [pc, #52]	; (40069c <gfx_mono_ssd1306_init+0x3c>)
  400666:	4b0e      	ldr	r3, [pc, #56]	; (4006a0 <gfx_mono_ssd1306_init+0x40>)
  400668:	4798      	blx	r3
	ssd1306_init();
  40066a:	4b0e      	ldr	r3, [pc, #56]	; (4006a4 <gfx_mono_ssd1306_init+0x44>)
  40066c:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40066e:	2040      	movs	r0, #64	; 0x40
  400670:	4b0d      	ldr	r3, [pc, #52]	; (4006a8 <gfx_mono_ssd1306_init+0x48>)
  400672:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400674:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400676:	f04f 0801 	mov.w	r8, #1
  40067a:	462f      	mov	r7, r5
  40067c:	4e0b      	ldr	r6, [pc, #44]	; (4006ac <gfx_mono_ssd1306_init+0x4c>)
{
  40067e:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400680:	4643      	mov	r3, r8
  400682:	463a      	mov	r2, r7
  400684:	b2e1      	uxtb	r1, r4
  400686:	4628      	mov	r0, r5
  400688:	47b0      	blx	r6
  40068a:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  40068c:	2c80      	cmp	r4, #128	; 0x80
  40068e:	d1f7      	bne.n	400680 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400690:	3501      	adds	r5, #1
  400692:	b2ed      	uxtb	r5, r5
  400694:	2d04      	cmp	r5, #4
  400696:	d1f2      	bne.n	40067e <gfx_mono_ssd1306_init+0x1e>
  400698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40069c:	204009f0 	.word	0x204009f0
  4006a0:	004002f9 	.word	0x004002f9
  4006a4:	004007a5 	.word	0x004007a5
  4006a8:	00400765 	.word	0x00400765
  4006ac:	00400611 	.word	0x00400611

004006b0 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4006b0:	09c3      	lsrs	r3, r0, #7
  4006b2:	d12a      	bne.n	40070a <gfx_mono_ssd1306_draw_pixel+0x5a>
  4006b4:	291f      	cmp	r1, #31
  4006b6:	d828      	bhi.n	40070a <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4006b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4006bc:	4614      	mov	r4, r2
  4006be:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4006c0:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  4006c2:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  4006c6:	2201      	movs	r2, #1
  4006c8:	fa02 f701 	lsl.w	r7, r2, r1
  4006cc:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4006d0:	4601      	mov	r1, r0
  4006d2:	4630      	mov	r0, r6
  4006d4:	4b0d      	ldr	r3, [pc, #52]	; (40070c <gfx_mono_ssd1306_draw_pixel+0x5c>)
  4006d6:	4798      	blx	r3
  4006d8:	4602      	mov	r2, r0
	switch (color) {
  4006da:	2c01      	cmp	r4, #1
  4006dc:	d009      	beq.n	4006f2 <gfx_mono_ssd1306_draw_pixel+0x42>
  4006de:	b164      	cbz	r4, 4006fa <gfx_mono_ssd1306_draw_pixel+0x4a>
  4006e0:	2c02      	cmp	r4, #2
  4006e2:	d00e      	beq.n	400702 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4006e4:	2300      	movs	r3, #0
  4006e6:	4629      	mov	r1, r5
  4006e8:	4630      	mov	r0, r6
  4006ea:	4c09      	ldr	r4, [pc, #36]	; (400710 <gfx_mono_ssd1306_draw_pixel+0x60>)
  4006ec:	47a0      	blx	r4
  4006ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  4006f2:	ea48 0200 	orr.w	r2, r8, r0
  4006f6:	b2d2      	uxtb	r2, r2
		break;
  4006f8:	e7f4      	b.n	4006e4 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  4006fa:	ea20 0207 	bic.w	r2, r0, r7
  4006fe:	b2d2      	uxtb	r2, r2
		break;
  400700:	e7f0      	b.n	4006e4 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400702:	ea88 0200 	eor.w	r2, r8, r0
  400706:	b2d2      	uxtb	r2, r2
		break;
  400708:	e7ec      	b.n	4006e4 <gfx_mono_ssd1306_draw_pixel+0x34>
  40070a:	4770      	bx	lr
  40070c:	00400315 	.word	0x00400315
  400710:	00400611 	.word	0x00400611

00400714 <gfx_mono_ssd1306_get_byte>:
{
  400714:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400716:	4b01      	ldr	r3, [pc, #4]	; (40071c <gfx_mono_ssd1306_get_byte+0x8>)
  400718:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  40071a:	bd08      	pop	{r3, pc}
  40071c:	00400315 	.word	0x00400315

00400720 <gfx_mono_ssd1306_mask_byte>:
	gfx_mono_ssd1306_mask_byte(0,0,0xAA,GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_mask_byte(gfx_coord_t page, gfx_coord_t column,
		gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
  400720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400722:	4605      	mov	r5, r0
  400724:	460e      	mov	r6, r1
  400726:	4617      	mov	r7, r2
  400728:	461c      	mov	r4, r3
	return gfx_mono_framebuffer_get_byte(page, column);
  40072a:	4b0c      	ldr	r3, [pc, #48]	; (40075c <gfx_mono_ssd1306_mask_byte+0x3c>)
  40072c:	4798      	blx	r3
  40072e:	4602      	mov	r2, r0
	gfx_mono_color_t temp = gfx_mono_get_byte(page, column);

	switch (color) {
  400730:	2c01      	cmp	r4, #1
  400732:	d008      	beq.n	400746 <gfx_mono_ssd1306_mask_byte+0x26>
  400734:	b154      	cbz	r4, 40074c <gfx_mono_ssd1306_mask_byte+0x2c>
  400736:	2c02      	cmp	r4, #2
  400738:	d00c      	beq.n	400754 <gfx_mono_ssd1306_mask_byte+0x34>

	default:
		break;
	}

	gfx_mono_put_byte(page, column, temp);
  40073a:	2300      	movs	r3, #0
  40073c:	4631      	mov	r1, r6
  40073e:	4628      	mov	r0, r5
  400740:	4c07      	ldr	r4, [pc, #28]	; (400760 <gfx_mono_ssd1306_mask_byte+0x40>)
  400742:	47a0      	blx	r4
  400744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		temp |= pixel_mask;
  400746:	433a      	orrs	r2, r7
  400748:	b2d2      	uxtb	r2, r2
		break;
  40074a:	e7f6      	b.n	40073a <gfx_mono_ssd1306_mask_byte+0x1a>
		temp &= ~pixel_mask;
  40074c:	ea20 0207 	bic.w	r2, r0, r7
  400750:	b2d2      	uxtb	r2, r2
		break;
  400752:	e7f2      	b.n	40073a <gfx_mono_ssd1306_mask_byte+0x1a>
		temp ^= pixel_mask;
  400754:	407a      	eors	r2, r7
  400756:	b2d2      	uxtb	r2, r2
		break;
  400758:	e7ef      	b.n	40073a <gfx_mono_ssd1306_mask_byte+0x1a>
  40075a:	bf00      	nop
  40075c:	00400315 	.word	0x00400315
  400760:	00400611 	.word	0x00400611

00400764 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400764:	b538      	push	{r3, r4, r5, lr}
  400766:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400768:	2208      	movs	r2, #8
  40076a:	4b09      	ldr	r3, [pc, #36]	; (400790 <ssd1306_write_command+0x2c>)
  40076c:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40076e:	4c09      	ldr	r4, [pc, #36]	; (400794 <ssd1306_write_command+0x30>)
  400770:	2101      	movs	r1, #1
  400772:	4620      	mov	r0, r4
  400774:	4b08      	ldr	r3, [pc, #32]	; (400798 <ssd1306_write_command+0x34>)
  400776:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400778:	2301      	movs	r3, #1
  40077a:	461a      	mov	r2, r3
  40077c:	4629      	mov	r1, r5
  40077e:	4620      	mov	r0, r4
  400780:	4c06      	ldr	r4, [pc, #24]	; (40079c <ssd1306_write_command+0x38>)
  400782:	47a0      	blx	r4
	delay_us(10);
  400784:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400788:	4b05      	ldr	r3, [pc, #20]	; (4007a0 <ssd1306_write_command+0x3c>)
  40078a:	4798      	blx	r3
  40078c:	bd38      	pop	{r3, r4, r5, pc}
  40078e:	bf00      	nop
  400790:	400e1000 	.word	0x400e1000
  400794:	40008000 	.word	0x40008000
  400798:	004001d9 	.word	0x004001d9
  40079c:	004001ef 	.word	0x004001ef
  4007a0:	20400001 	.word	0x20400001

004007a4 <ssd1306_init>:
{
  4007a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007a8:	4d66      	ldr	r5, [pc, #408]	; (400944 <ssd1306_init+0x1a0>)
  4007aa:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4007ae:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007b0:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007b4:	4b64      	ldr	r3, [pc, #400]	; (400948 <ssd1306_init+0x1a4>)
  4007b6:	2708      	movs	r7, #8
  4007b8:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007ba:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4007be:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4007c0:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007c4:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4007c6:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4007c8:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4007cc:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  4007ce:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4007d2:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4007d4:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4007d6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4007da:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  4007dc:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4007de:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007e2:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4007e4:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4007e6:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4007ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4007ec:	f022 0208 	bic.w	r2, r2, #8
  4007f0:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4007f2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4007f4:	f022 0208 	bic.w	r2, r2, #8
  4007f8:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4007fa:	601f      	str	r7, [r3, #0]
  4007fc:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4007fe:	631f      	str	r7, [r3, #48]	; 0x30
  400800:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400802:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400980 <ssd1306_init+0x1dc>
  400806:	2300      	movs	r3, #0
  400808:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40080c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400810:	4640      	mov	r0, r8
  400812:	4c4e      	ldr	r4, [pc, #312]	; (40094c <ssd1306_init+0x1a8>)
  400814:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400816:	2300      	movs	r3, #0
  400818:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40081c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400820:	4640      	mov	r0, r8
  400822:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400824:	2300      	movs	r3, #0
  400826:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40082a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40082e:	4640      	mov	r0, r8
  400830:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400832:	2300      	movs	r3, #0
  400834:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400838:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40083c:	4640      	mov	r0, r8
  40083e:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400840:	2300      	movs	r3, #0
  400842:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400846:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40084a:	4640      	mov	r0, r8
  40084c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40084e:	2300      	movs	r3, #0
  400850:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400854:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400858:	4640      	mov	r0, r8
  40085a:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40085c:	4c3c      	ldr	r4, [pc, #240]	; (400950 <ssd1306_init+0x1ac>)
  40085e:	f04f 0902 	mov.w	r9, #2
  400862:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400866:	f04f 0880 	mov.w	r8, #128	; 0x80
  40086a:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40086e:	6863      	ldr	r3, [r4, #4]
  400870:	f043 0301 	orr.w	r3, r3, #1
  400874:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400876:	463a      	mov	r2, r7
  400878:	2101      	movs	r1, #1
  40087a:	4620      	mov	r0, r4
  40087c:	4b35      	ldr	r3, [pc, #212]	; (400954 <ssd1306_init+0x1b0>)
  40087e:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400880:	2200      	movs	r2, #0
  400882:	2101      	movs	r1, #1
  400884:	4620      	mov	r0, r4
  400886:	4b34      	ldr	r3, [pc, #208]	; (400958 <ssd1306_init+0x1b4>)
  400888:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  40088a:	2200      	movs	r2, #0
  40088c:	2101      	movs	r1, #1
  40088e:	4620      	mov	r0, r4
  400890:	4b32      	ldr	r3, [pc, #200]	; (40095c <ssd1306_init+0x1b8>)
  400892:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400894:	6863      	ldr	r3, [r4, #4]
  400896:	f023 0302 	bic.w	r3, r3, #2
  40089a:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  40089c:	2200      	movs	r2, #0
  40089e:	2101      	movs	r1, #1
  4008a0:	4620      	mov	r0, r4
  4008a2:	4b2f      	ldr	r3, [pc, #188]	; (400960 <ssd1306_init+0x1bc>)
  4008a4:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4008a6:	6863      	ldr	r3, [r4, #4]
  4008a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4008ac:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4008ae:	6863      	ldr	r3, [r4, #4]
  4008b0:	f043 0310 	orr.w	r3, r3, #16
  4008b4:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4008b6:	492b      	ldr	r1, [pc, #172]	; (400964 <ssd1306_init+0x1c0>)
  4008b8:	482b      	ldr	r0, [pc, #172]	; (400968 <ssd1306_init+0x1c4>)
  4008ba:	4b2c      	ldr	r3, [pc, #176]	; (40096c <ssd1306_init+0x1c8>)
  4008bc:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4008be:	b2c2      	uxtb	r2, r0
  4008c0:	2101      	movs	r1, #1
  4008c2:	4620      	mov	r0, r4
  4008c4:	4b2a      	ldr	r3, [pc, #168]	; (400970 <ssd1306_init+0x1cc>)
  4008c6:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4008c8:	4620      	mov	r0, r4
  4008ca:	4b2a      	ldr	r3, [pc, #168]	; (400974 <ssd1306_init+0x1d0>)
  4008cc:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4008ce:	2301      	movs	r3, #1
  4008d0:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4008d2:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4008d4:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4008d8:	4c27      	ldr	r4, [pc, #156]	; (400978 <ssd1306_init+0x1d4>)
  4008da:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008dc:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  4008de:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4008e2:	47a0      	blx	r4
  4008e4:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4008e6:	20a8      	movs	r0, #168	; 0xa8
  4008e8:	4c24      	ldr	r4, [pc, #144]	; (40097c <ssd1306_init+0x1d8>)
  4008ea:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4008ec:	201f      	movs	r0, #31
  4008ee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4008f0:	20d3      	movs	r0, #211	; 0xd3
  4008f2:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  4008f4:	2000      	movs	r0, #0
  4008f6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4008f8:	2040      	movs	r0, #64	; 0x40
  4008fa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4008fc:	20a1      	movs	r0, #161	; 0xa1
  4008fe:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400900:	20c8      	movs	r0, #200	; 0xc8
  400902:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400904:	20da      	movs	r0, #218	; 0xda
  400906:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400908:	4648      	mov	r0, r9
  40090a:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  40090c:	2081      	movs	r0, #129	; 0x81
  40090e:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400910:	208f      	movs	r0, #143	; 0x8f
  400912:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400914:	20a4      	movs	r0, #164	; 0xa4
  400916:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400918:	20a6      	movs	r0, #166	; 0xa6
  40091a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  40091c:	20d5      	movs	r0, #213	; 0xd5
  40091e:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400920:	4640      	mov	r0, r8
  400922:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400924:	208d      	movs	r0, #141	; 0x8d
  400926:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400928:	2014      	movs	r0, #20
  40092a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  40092c:	20db      	movs	r0, #219	; 0xdb
  40092e:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400930:	2040      	movs	r0, #64	; 0x40
  400932:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400934:	20d9      	movs	r0, #217	; 0xd9
  400936:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400938:	20f1      	movs	r0, #241	; 0xf1
  40093a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  40093c:	20af      	movs	r0, #175	; 0xaf
  40093e:	47a0      	blx	r4
  400940:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400944:	400e1200 	.word	0x400e1200
  400948:	400e1000 	.word	0x400e1000
  40094c:	00400ca1 	.word	0x00400ca1
  400950:	40008000 	.word	0x40008000
  400954:	0040025f 	.word	0x0040025f
  400958:	00400223 	.word	0x00400223
  40095c:	00400241 	.word	0x00400241
  400960:	004002a5 	.word	0x004002a5
  400964:	08f0d180 	.word	0x08f0d180
  400968:	001e8480 	.word	0x001e8480
  40096c:	004002b9 	.word	0x004002b9
  400970:	004002cf 	.word	0x004002cf
  400974:	004001ad 	.word	0x004001ad
  400978:	20400001 	.word	0x20400001
  40097c:	00400765 	.word	0x00400765
  400980:	400e1400 	.word	0x400e1400

00400984 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400984:	b538      	push	{r3, r4, r5, lr}
  400986:	4605      	mov	r5, r0
  400988:	2208      	movs	r2, #8
  40098a:	4b09      	ldr	r3, [pc, #36]	; (4009b0 <ssd1306_write_data+0x2c>)
  40098c:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40098e:	4c09      	ldr	r4, [pc, #36]	; (4009b4 <ssd1306_write_data+0x30>)
  400990:	2101      	movs	r1, #1
  400992:	4620      	mov	r0, r4
  400994:	4b08      	ldr	r3, [pc, #32]	; (4009b8 <ssd1306_write_data+0x34>)
  400996:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400998:	2301      	movs	r3, #1
  40099a:	461a      	mov	r2, r3
  40099c:	4629      	mov	r1, r5
  40099e:	4620      	mov	r0, r4
  4009a0:	4c06      	ldr	r4, [pc, #24]	; (4009bc <ssd1306_write_data+0x38>)
  4009a2:	47a0      	blx	r4
	delay_us(10);
  4009a4:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4009a8:	4b05      	ldr	r3, [pc, #20]	; (4009c0 <ssd1306_write_data+0x3c>)
  4009aa:	4798      	blx	r3
  4009ac:	bd38      	pop	{r3, r4, r5, pc}
  4009ae:	bf00      	nop
  4009b0:	400e1000 	.word	0x400e1000
  4009b4:	40008000 	.word	0x40008000
  4009b8:	004001d9 	.word	0x004001d9
  4009bc:	004001ef 	.word	0x004001ef
  4009c0:	20400001 	.word	0x20400001

004009c4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4009c4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4009c6:	4810      	ldr	r0, [pc, #64]	; (400a08 <sysclk_init+0x44>)
  4009c8:	4b10      	ldr	r3, [pc, #64]	; (400a0c <sysclk_init+0x48>)
  4009ca:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4009cc:	213e      	movs	r1, #62	; 0x3e
  4009ce:	2000      	movs	r0, #0
  4009d0:	4b0f      	ldr	r3, [pc, #60]	; (400a10 <sysclk_init+0x4c>)
  4009d2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4009d4:	4c0f      	ldr	r4, [pc, #60]	; (400a14 <sysclk_init+0x50>)
  4009d6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4009d8:	2800      	cmp	r0, #0
  4009da:	d0fc      	beq.n	4009d6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4009dc:	4b0e      	ldr	r3, [pc, #56]	; (400a18 <sysclk_init+0x54>)
  4009de:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4009e0:	4a0e      	ldr	r2, [pc, #56]	; (400a1c <sysclk_init+0x58>)
  4009e2:	4b0f      	ldr	r3, [pc, #60]	; (400a20 <sysclk_init+0x5c>)
  4009e4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4009e6:	4c0f      	ldr	r4, [pc, #60]	; (400a24 <sysclk_init+0x60>)
  4009e8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4009ea:	2800      	cmp	r0, #0
  4009ec:	d0fc      	beq.n	4009e8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4009ee:	2002      	movs	r0, #2
  4009f0:	4b0d      	ldr	r3, [pc, #52]	; (400a28 <sysclk_init+0x64>)
  4009f2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4009f4:	2000      	movs	r0, #0
  4009f6:	4b0d      	ldr	r3, [pc, #52]	; (400a2c <sysclk_init+0x68>)
  4009f8:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4009fa:	4b0d      	ldr	r3, [pc, #52]	; (400a30 <sysclk_init+0x6c>)
  4009fc:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4009fe:	4802      	ldr	r0, [pc, #8]	; (400a08 <sysclk_init+0x44>)
  400a00:	4b02      	ldr	r3, [pc, #8]	; (400a0c <sysclk_init+0x48>)
  400a02:	4798      	blx	r3
  400a04:	bd10      	pop	{r4, pc}
  400a06:	bf00      	nop
  400a08:	11e1a300 	.word	0x11e1a300
  400a0c:	004014a5 	.word	0x004014a5
  400a10:	00400f31 	.word	0x00400f31
  400a14:	00400f85 	.word	0x00400f85
  400a18:	00400f95 	.word	0x00400f95
  400a1c:	20183f01 	.word	0x20183f01
  400a20:	400e0600 	.word	0x400e0600
  400a24:	00400fa5 	.word	0x00400fa5
  400a28:	00400e95 	.word	0x00400e95
  400a2c:	00400ecd 	.word	0x00400ecd
  400a30:	00401399 	.word	0x00401399

00400a34 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a3a:	4b48      	ldr	r3, [pc, #288]	; (400b5c <board_init+0x128>)
  400a3c:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a3e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a42:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400a46:	4b46      	ldr	r3, [pc, #280]	; (400b60 <board_init+0x12c>)
  400a48:	2200      	movs	r2, #0
  400a4a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400a4e:	695a      	ldr	r2, [r3, #20]
  400a50:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400a54:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400a56:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a5a:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400a5e:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400a62:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400a66:	f007 0007 	and.w	r0, r7, #7
  400a6a:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400a6c:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400a70:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400a74:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400a78:	f3bf 8f4f 	dsb	sy
  400a7c:	f04f 34ff 	mov.w	r4, #4294967295
  400a80:	fa04 fc00 	lsl.w	ip, r4, r0
  400a84:	fa06 f000 	lsl.w	r0, r6, r0
  400a88:	fa04 f40e 	lsl.w	r4, r4, lr
  400a8c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a90:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400a92:	463a      	mov	r2, r7
  400a94:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400a96:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400a9a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400a9e:	3a01      	subs	r2, #1
  400aa0:	4423      	add	r3, r4
  400aa2:	f1b2 3fff 	cmp.w	r2, #4294967295
  400aa6:	d1f6      	bne.n	400a96 <board_init+0x62>
        } while(sets--);
  400aa8:	3e01      	subs	r6, #1
  400aaa:	4460      	add	r0, ip
  400aac:	f1b6 3fff 	cmp.w	r6, #4294967295
  400ab0:	d1ef      	bne.n	400a92 <board_init+0x5e>
  400ab2:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400ab6:	4b2a      	ldr	r3, [pc, #168]	; (400b60 <board_init+0x12c>)
  400ab8:	695a      	ldr	r2, [r3, #20]
  400aba:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400abe:	615a      	str	r2, [r3, #20]
  400ac0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ac4:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ac8:	4a26      	ldr	r2, [pc, #152]	; (400b64 <board_init+0x130>)
  400aca:	4927      	ldr	r1, [pc, #156]	; (400b68 <board_init+0x134>)
  400acc:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ace:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400ad2:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400ad4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ad8:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400adc:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400ae0:	f022 0201 	bic.w	r2, r2, #1
  400ae4:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400ae8:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400aec:	f022 0201 	bic.w	r2, r2, #1
  400af0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400af4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400af8:	f3bf 8f6f 	isb	sy
  400afc:	200a      	movs	r0, #10
  400afe:	4c1b      	ldr	r4, [pc, #108]	; (400b6c <board_init+0x138>)
  400b00:	47a0      	blx	r4
  400b02:	200b      	movs	r0, #11
  400b04:	47a0      	blx	r4
  400b06:	200c      	movs	r0, #12
  400b08:	47a0      	blx	r4
  400b0a:	2010      	movs	r0, #16
  400b0c:	47a0      	blx	r4
  400b0e:	2011      	movs	r0, #17
  400b10:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b12:	4b17      	ldr	r3, [pc, #92]	; (400b70 <board_init+0x13c>)
  400b14:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b18:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b1a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b1e:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400b20:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400b24:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400b28:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b2a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400b2e:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b30:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b34:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400b36:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400b38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400b3c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b3e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b42:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b44:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b46:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b4a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400b4c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400b50:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400b54:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400b58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b5a:	bf00      	nop
  400b5c:	400e1850 	.word	0x400e1850
  400b60:	e000ed00 	.word	0xe000ed00
  400b64:	400e0c00 	.word	0x400e0c00
  400b68:	5a00080c 	.word	0x5a00080c
  400b6c:	00400fb5 	.word	0x00400fb5
  400b70:	400e1200 	.word	0x400e1200

00400b74 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400b74:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400b78:	0053      	lsls	r3, r2, #1
  400b7a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b7e:	fbb2 f2f3 	udiv	r2, r2, r3
  400b82:	3a01      	subs	r2, #1
  400b84:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400b88:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400b8c:	4770      	bx	lr

00400b8e <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400b8e:	6301      	str	r1, [r0, #48]	; 0x30
  400b90:	4770      	bx	lr

00400b92 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400b92:	6341      	str	r1, [r0, #52]	; 0x34
  400b94:	4770      	bx	lr

00400b96 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400b96:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400b9a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b9e:	d105      	bne.n	400bac <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400ba0:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400ba2:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400ba4:	bf14      	ite	ne
  400ba6:	2001      	movne	r0, #1
  400ba8:	2000      	moveq	r0, #0
  400baa:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400bac:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400bae:	e7f8      	b.n	400ba2 <pio_get+0xc>

00400bb0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400bb0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400bb2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400bb6:	d03a      	beq.n	400c2e <pio_set_peripheral+0x7e>
  400bb8:	d813      	bhi.n	400be2 <pio_set_peripheral+0x32>
  400bba:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bbe:	d025      	beq.n	400c0c <pio_set_peripheral+0x5c>
  400bc0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400bc4:	d10a      	bne.n	400bdc <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bc6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400bc8:	4313      	orrs	r3, r2
  400bca:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400bcc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400bce:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400bd0:	400b      	ands	r3, r1
  400bd2:	ea23 0302 	bic.w	r3, r3, r2
  400bd6:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400bd8:	6042      	str	r2, [r0, #4]
  400bda:	4770      	bx	lr
	switch (ul_type) {
  400bdc:	2900      	cmp	r1, #0
  400bde:	d1fb      	bne.n	400bd8 <pio_set_peripheral+0x28>
  400be0:	4770      	bx	lr
  400be2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400be6:	d021      	beq.n	400c2c <pio_set_peripheral+0x7c>
  400be8:	d809      	bhi.n	400bfe <pio_set_peripheral+0x4e>
  400bea:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bee:	d1f3      	bne.n	400bd8 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bf0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400bf2:	4313      	orrs	r3, r2
  400bf4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400bf6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400bf8:	4313      	orrs	r3, r2
  400bfa:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400bfc:	e7ec      	b.n	400bd8 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400bfe:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c02:	d013      	beq.n	400c2c <pio_set_peripheral+0x7c>
  400c04:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c08:	d010      	beq.n	400c2c <pio_set_peripheral+0x7c>
  400c0a:	e7e5      	b.n	400bd8 <pio_set_peripheral+0x28>
{
  400c0c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c0e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c10:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400c12:	43d3      	mvns	r3, r2
  400c14:	4021      	ands	r1, r4
  400c16:	461c      	mov	r4, r3
  400c18:	4019      	ands	r1, r3
  400c1a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c1c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c1e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c20:	400b      	ands	r3, r1
  400c22:	4023      	ands	r3, r4
  400c24:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400c26:	6042      	str	r2, [r0, #4]
}
  400c28:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c2c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c2e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c30:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c32:	400b      	ands	r3, r1
  400c34:	ea23 0302 	bic.w	r3, r3, r2
  400c38:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c3a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c3c:	4313      	orrs	r3, r2
  400c3e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c40:	e7ca      	b.n	400bd8 <pio_set_peripheral+0x28>

00400c42 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c42:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c44:	f012 0f01 	tst.w	r2, #1
  400c48:	d10d      	bne.n	400c66 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400c4a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400c4c:	f012 0f0a 	tst.w	r2, #10
  400c50:	d00b      	beq.n	400c6a <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400c52:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400c54:	f012 0f02 	tst.w	r2, #2
  400c58:	d109      	bne.n	400c6e <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400c5a:	f012 0f08 	tst.w	r2, #8
  400c5e:	d008      	beq.n	400c72 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400c60:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400c64:	e005      	b.n	400c72 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400c66:	6641      	str	r1, [r0, #100]	; 0x64
  400c68:	e7f0      	b.n	400c4c <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400c6a:	6241      	str	r1, [r0, #36]	; 0x24
  400c6c:	e7f2      	b.n	400c54 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400c6e:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400c72:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400c74:	6001      	str	r1, [r0, #0]
  400c76:	4770      	bx	lr

00400c78 <pio_set_output>:
{
  400c78:	b410      	push	{r4}
  400c7a:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400c7c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c7e:	b94c      	cbnz	r4, 400c94 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400c80:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400c82:	b14b      	cbz	r3, 400c98 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400c84:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400c86:	b94a      	cbnz	r2, 400c9c <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400c88:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400c8a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400c8c:	6001      	str	r1, [r0, #0]
}
  400c8e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c92:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400c94:	6641      	str	r1, [r0, #100]	; 0x64
  400c96:	e7f4      	b.n	400c82 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400c98:	6541      	str	r1, [r0, #84]	; 0x54
  400c9a:	e7f4      	b.n	400c86 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400c9c:	6301      	str	r1, [r0, #48]	; 0x30
  400c9e:	e7f4      	b.n	400c8a <pio_set_output+0x12>

00400ca0 <pio_configure>:
{
  400ca0:	b570      	push	{r4, r5, r6, lr}
  400ca2:	b082      	sub	sp, #8
  400ca4:	4605      	mov	r5, r0
  400ca6:	4616      	mov	r6, r2
  400ca8:	461c      	mov	r4, r3
	switch (ul_type) {
  400caa:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400cae:	d014      	beq.n	400cda <pio_configure+0x3a>
  400cb0:	d90a      	bls.n	400cc8 <pio_configure+0x28>
  400cb2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400cb6:	d024      	beq.n	400d02 <pio_configure+0x62>
  400cb8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400cbc:	d021      	beq.n	400d02 <pio_configure+0x62>
  400cbe:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400cc2:	d017      	beq.n	400cf4 <pio_configure+0x54>
		return 0;
  400cc4:	2000      	movs	r0, #0
  400cc6:	e01a      	b.n	400cfe <pio_configure+0x5e>
	switch (ul_type) {
  400cc8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ccc:	d005      	beq.n	400cda <pio_configure+0x3a>
  400cce:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400cd2:	d002      	beq.n	400cda <pio_configure+0x3a>
  400cd4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400cd8:	d1f4      	bne.n	400cc4 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400cda:	4632      	mov	r2, r6
  400cdc:	4628      	mov	r0, r5
  400cde:	4b11      	ldr	r3, [pc, #68]	; (400d24 <pio_configure+0x84>)
  400ce0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ce2:	f014 0f01 	tst.w	r4, #1
  400ce6:	d102      	bne.n	400cee <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400ce8:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400cea:	2001      	movs	r0, #1
  400cec:	e007      	b.n	400cfe <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400cee:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400cf0:	2001      	movs	r0, #1
  400cf2:	e004      	b.n	400cfe <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400cf4:	461a      	mov	r2, r3
  400cf6:	4631      	mov	r1, r6
  400cf8:	4b0b      	ldr	r3, [pc, #44]	; (400d28 <pio_configure+0x88>)
  400cfa:	4798      	blx	r3
	return 1;
  400cfc:	2001      	movs	r0, #1
}
  400cfe:	b002      	add	sp, #8
  400d00:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400d02:	f004 0301 	and.w	r3, r4, #1
  400d06:	9300      	str	r3, [sp, #0]
  400d08:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400d0c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d10:	bf14      	ite	ne
  400d12:	2200      	movne	r2, #0
  400d14:	2201      	moveq	r2, #1
  400d16:	4631      	mov	r1, r6
  400d18:	4628      	mov	r0, r5
  400d1a:	4c04      	ldr	r4, [pc, #16]	; (400d2c <pio_configure+0x8c>)
  400d1c:	47a0      	blx	r4
	return 1;
  400d1e:	2001      	movs	r0, #1
		break;
  400d20:	e7ed      	b.n	400cfe <pio_configure+0x5e>
  400d22:	bf00      	nop
  400d24:	00400bb1 	.word	0x00400bb1
  400d28:	00400c43 	.word	0x00400c43
  400d2c:	00400c79 	.word	0x00400c79

00400d30 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400d30:	f012 0f10 	tst.w	r2, #16
  400d34:	d012      	beq.n	400d5c <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400d36:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d3a:	f012 0f20 	tst.w	r2, #32
  400d3e:	d007      	beq.n	400d50 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400d40:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400d44:	f012 0f40 	tst.w	r2, #64	; 0x40
  400d48:	d005      	beq.n	400d56 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400d4a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400d4e:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400d50:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400d54:	e7f6      	b.n	400d44 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400d56:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400d5a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400d5c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400d60:	4770      	bx	lr

00400d62 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400d62:	6401      	str	r1, [r0, #64]	; 0x40
  400d64:	4770      	bx	lr

00400d66 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d66:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d68:	4770      	bx	lr

00400d6a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d6a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d6c:	4770      	bx	lr
	...

00400d70 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d74:	4604      	mov	r4, r0
  400d76:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d78:	4b0e      	ldr	r3, [pc, #56]	; (400db4 <pio_handler_process+0x44>)
  400d7a:	4798      	blx	r3
  400d7c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400d7e:	4620      	mov	r0, r4
  400d80:	4b0d      	ldr	r3, [pc, #52]	; (400db8 <pio_handler_process+0x48>)
  400d82:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400d84:	4005      	ands	r5, r0
  400d86:	d013      	beq.n	400db0 <pio_handler_process+0x40>
  400d88:	4c0c      	ldr	r4, [pc, #48]	; (400dbc <pio_handler_process+0x4c>)
  400d8a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400d8e:	e003      	b.n	400d98 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400d90:	42b4      	cmp	r4, r6
  400d92:	d00d      	beq.n	400db0 <pio_handler_process+0x40>
  400d94:	3410      	adds	r4, #16
		while (status != 0) {
  400d96:	b15d      	cbz	r5, 400db0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400d98:	6820      	ldr	r0, [r4, #0]
  400d9a:	4540      	cmp	r0, r8
  400d9c:	d1f8      	bne.n	400d90 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400d9e:	6861      	ldr	r1, [r4, #4]
  400da0:	4229      	tst	r1, r5
  400da2:	d0f5      	beq.n	400d90 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400da4:	68e3      	ldr	r3, [r4, #12]
  400da6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400da8:	6863      	ldr	r3, [r4, #4]
  400daa:	ea25 0503 	bic.w	r5, r5, r3
  400dae:	e7ef      	b.n	400d90 <pio_handler_process+0x20>
  400db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400db4:	00400d67 	.word	0x00400d67
  400db8:	00400d6b 	.word	0x00400d6b
  400dbc:	20400bf0 	.word	0x20400bf0

00400dc0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400dc2:	4c18      	ldr	r4, [pc, #96]	; (400e24 <pio_handler_set+0x64>)
  400dc4:	6826      	ldr	r6, [r4, #0]
  400dc6:	2e06      	cmp	r6, #6
  400dc8:	d82a      	bhi.n	400e20 <pio_handler_set+0x60>
  400dca:	f04f 0c00 	mov.w	ip, #0
  400dce:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400dd0:	4f15      	ldr	r7, [pc, #84]	; (400e28 <pio_handler_set+0x68>)
  400dd2:	e004      	b.n	400dde <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400dd4:	3401      	adds	r4, #1
  400dd6:	b2e4      	uxtb	r4, r4
  400dd8:	46a4      	mov	ip, r4
  400dda:	42a6      	cmp	r6, r4
  400ddc:	d309      	bcc.n	400df2 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400dde:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400de0:	0125      	lsls	r5, r4, #4
  400de2:	597d      	ldr	r5, [r7, r5]
  400de4:	428d      	cmp	r5, r1
  400de6:	d1f5      	bne.n	400dd4 <pio_handler_set+0x14>
  400de8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400dec:	686d      	ldr	r5, [r5, #4]
  400dee:	4295      	cmp	r5, r2
  400df0:	d1f0      	bne.n	400dd4 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400df2:	4d0d      	ldr	r5, [pc, #52]	; (400e28 <pio_handler_set+0x68>)
  400df4:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400df8:	eb05 040e 	add.w	r4, r5, lr
  400dfc:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400e00:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400e02:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400e04:	9906      	ldr	r1, [sp, #24]
  400e06:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400e08:	3601      	adds	r6, #1
  400e0a:	4566      	cmp	r6, ip
  400e0c:	d005      	beq.n	400e1a <pio_handler_set+0x5a>
  400e0e:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400e10:	461a      	mov	r2, r3
  400e12:	4b06      	ldr	r3, [pc, #24]	; (400e2c <pio_handler_set+0x6c>)
  400e14:	4798      	blx	r3

	return 0;
  400e16:	2000      	movs	r0, #0
  400e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400e1a:	4902      	ldr	r1, [pc, #8]	; (400e24 <pio_handler_set+0x64>)
  400e1c:	600e      	str	r6, [r1, #0]
  400e1e:	e7f6      	b.n	400e0e <pio_handler_set+0x4e>
		return 1;
  400e20:	2001      	movs	r0, #1
}
  400e22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e24:	20400c60 	.word	0x20400c60
  400e28:	20400bf0 	.word	0x20400bf0
  400e2c:	00400d31 	.word	0x00400d31

00400e30 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e30:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e32:	210a      	movs	r1, #10
  400e34:	4801      	ldr	r0, [pc, #4]	; (400e3c <PIOA_Handler+0xc>)
  400e36:	4b02      	ldr	r3, [pc, #8]	; (400e40 <PIOA_Handler+0x10>)
  400e38:	4798      	blx	r3
  400e3a:	bd08      	pop	{r3, pc}
  400e3c:	400e0e00 	.word	0x400e0e00
  400e40:	00400d71 	.word	0x00400d71

00400e44 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e44:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400e46:	210b      	movs	r1, #11
  400e48:	4801      	ldr	r0, [pc, #4]	; (400e50 <PIOB_Handler+0xc>)
  400e4a:	4b02      	ldr	r3, [pc, #8]	; (400e54 <PIOB_Handler+0x10>)
  400e4c:	4798      	blx	r3
  400e4e:	bd08      	pop	{r3, pc}
  400e50:	400e1000 	.word	0x400e1000
  400e54:	00400d71 	.word	0x00400d71

00400e58 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400e58:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400e5a:	210c      	movs	r1, #12
  400e5c:	4801      	ldr	r0, [pc, #4]	; (400e64 <PIOC_Handler+0xc>)
  400e5e:	4b02      	ldr	r3, [pc, #8]	; (400e68 <PIOC_Handler+0x10>)
  400e60:	4798      	blx	r3
  400e62:	bd08      	pop	{r3, pc}
  400e64:	400e1200 	.word	0x400e1200
  400e68:	00400d71 	.word	0x00400d71

00400e6c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400e6c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400e6e:	2110      	movs	r1, #16
  400e70:	4801      	ldr	r0, [pc, #4]	; (400e78 <PIOD_Handler+0xc>)
  400e72:	4b02      	ldr	r3, [pc, #8]	; (400e7c <PIOD_Handler+0x10>)
  400e74:	4798      	blx	r3
  400e76:	bd08      	pop	{r3, pc}
  400e78:	400e1400 	.word	0x400e1400
  400e7c:	00400d71 	.word	0x00400d71

00400e80 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400e80:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400e82:	2111      	movs	r1, #17
  400e84:	4801      	ldr	r0, [pc, #4]	; (400e8c <PIOE_Handler+0xc>)
  400e86:	4b02      	ldr	r3, [pc, #8]	; (400e90 <PIOE_Handler+0x10>)
  400e88:	4798      	blx	r3
  400e8a:	bd08      	pop	{r3, pc}
  400e8c:	400e1600 	.word	0x400e1600
  400e90:	00400d71 	.word	0x00400d71

00400e94 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400e94:	2803      	cmp	r0, #3
  400e96:	d011      	beq.n	400ebc <pmc_mck_set_division+0x28>
  400e98:	2804      	cmp	r0, #4
  400e9a:	d012      	beq.n	400ec2 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400e9c:	2802      	cmp	r0, #2
  400e9e:	bf0c      	ite	eq
  400ea0:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400ea4:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400ea6:	4a08      	ldr	r2, [pc, #32]	; (400ec8 <pmc_mck_set_division+0x34>)
  400ea8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400eaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400eae:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400eb0:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400eb2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eb4:	f013 0f08 	tst.w	r3, #8
  400eb8:	d0fb      	beq.n	400eb2 <pmc_mck_set_division+0x1e>
}
  400eba:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400ebc:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400ec0:	e7f1      	b.n	400ea6 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400ec2:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400ec6:	e7ee      	b.n	400ea6 <pmc_mck_set_division+0x12>
  400ec8:	400e0600 	.word	0x400e0600

00400ecc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ecc:	4a17      	ldr	r2, [pc, #92]	; (400f2c <pmc_switch_mck_to_pllack+0x60>)
  400ece:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ed0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400ed4:	4318      	orrs	r0, r3
  400ed6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ed8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eda:	f013 0f08 	tst.w	r3, #8
  400ede:	d10a      	bne.n	400ef6 <pmc_switch_mck_to_pllack+0x2a>
  400ee0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ee4:	4911      	ldr	r1, [pc, #68]	; (400f2c <pmc_switch_mck_to_pllack+0x60>)
  400ee6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ee8:	f012 0f08 	tst.w	r2, #8
  400eec:	d103      	bne.n	400ef6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400eee:	3b01      	subs	r3, #1
  400ef0:	d1f9      	bne.n	400ee6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400ef2:	2001      	movs	r0, #1
  400ef4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ef6:	4a0d      	ldr	r2, [pc, #52]	; (400f2c <pmc_switch_mck_to_pllack+0x60>)
  400ef8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400efa:	f023 0303 	bic.w	r3, r3, #3
  400efe:	f043 0302 	orr.w	r3, r3, #2
  400f02:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f04:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f06:	f013 0f08 	tst.w	r3, #8
  400f0a:	d10a      	bne.n	400f22 <pmc_switch_mck_to_pllack+0x56>
  400f0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f10:	4906      	ldr	r1, [pc, #24]	; (400f2c <pmc_switch_mck_to_pllack+0x60>)
  400f12:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f14:	f012 0f08 	tst.w	r2, #8
  400f18:	d105      	bne.n	400f26 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f1a:	3b01      	subs	r3, #1
  400f1c:	d1f9      	bne.n	400f12 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400f1e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400f20:	4770      	bx	lr
	return 0;
  400f22:	2000      	movs	r0, #0
  400f24:	4770      	bx	lr
  400f26:	2000      	movs	r0, #0
  400f28:	4770      	bx	lr
  400f2a:	bf00      	nop
  400f2c:	400e0600 	.word	0x400e0600

00400f30 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f30:	b9a0      	cbnz	r0, 400f5c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f32:	480e      	ldr	r0, [pc, #56]	; (400f6c <pmc_switch_mainck_to_xtal+0x3c>)
  400f34:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f36:	0209      	lsls	r1, r1, #8
  400f38:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f3a:	4a0d      	ldr	r2, [pc, #52]	; (400f70 <pmc_switch_mainck_to_xtal+0x40>)
  400f3c:	401a      	ands	r2, r3
  400f3e:	4b0d      	ldr	r3, [pc, #52]	; (400f74 <pmc_switch_mainck_to_xtal+0x44>)
  400f40:	4313      	orrs	r3, r2
  400f42:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f44:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f46:	4602      	mov	r2, r0
  400f48:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f4a:	f013 0f01 	tst.w	r3, #1
  400f4e:	d0fb      	beq.n	400f48 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f50:	4a06      	ldr	r2, [pc, #24]	; (400f6c <pmc_switch_mainck_to_xtal+0x3c>)
  400f52:	6a11      	ldr	r1, [r2, #32]
  400f54:	4b08      	ldr	r3, [pc, #32]	; (400f78 <pmc_switch_mainck_to_xtal+0x48>)
  400f56:	430b      	orrs	r3, r1
  400f58:	6213      	str	r3, [r2, #32]
  400f5a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f5c:	4903      	ldr	r1, [pc, #12]	; (400f6c <pmc_switch_mainck_to_xtal+0x3c>)
  400f5e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f60:	4a06      	ldr	r2, [pc, #24]	; (400f7c <pmc_switch_mainck_to_xtal+0x4c>)
  400f62:	401a      	ands	r2, r3
  400f64:	4b06      	ldr	r3, [pc, #24]	; (400f80 <pmc_switch_mainck_to_xtal+0x50>)
  400f66:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f68:	620b      	str	r3, [r1, #32]
  400f6a:	4770      	bx	lr
  400f6c:	400e0600 	.word	0x400e0600
  400f70:	ffc8fffc 	.word	0xffc8fffc
  400f74:	00370001 	.word	0x00370001
  400f78:	01370000 	.word	0x01370000
  400f7c:	fec8fffc 	.word	0xfec8fffc
  400f80:	01370002 	.word	0x01370002

00400f84 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f84:	4b02      	ldr	r3, [pc, #8]	; (400f90 <pmc_osc_is_ready_mainck+0xc>)
  400f86:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f88:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400f8c:	4770      	bx	lr
  400f8e:	bf00      	nop
  400f90:	400e0600 	.word	0x400e0600

00400f94 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f94:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f98:	4b01      	ldr	r3, [pc, #4]	; (400fa0 <pmc_disable_pllack+0xc>)
  400f9a:	629a      	str	r2, [r3, #40]	; 0x28
  400f9c:	4770      	bx	lr
  400f9e:	bf00      	nop
  400fa0:	400e0600 	.word	0x400e0600

00400fa4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400fa4:	4b02      	ldr	r3, [pc, #8]	; (400fb0 <pmc_is_locked_pllack+0xc>)
  400fa6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fa8:	f000 0002 	and.w	r0, r0, #2
  400fac:	4770      	bx	lr
  400fae:	bf00      	nop
  400fb0:	400e0600 	.word	0x400e0600

00400fb4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400fb4:	283f      	cmp	r0, #63	; 0x3f
  400fb6:	d81e      	bhi.n	400ff6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400fb8:	281f      	cmp	r0, #31
  400fba:	d80c      	bhi.n	400fd6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400fbc:	4b11      	ldr	r3, [pc, #68]	; (401004 <pmc_enable_periph_clk+0x50>)
  400fbe:	699a      	ldr	r2, [r3, #24]
  400fc0:	2301      	movs	r3, #1
  400fc2:	4083      	lsls	r3, r0
  400fc4:	4393      	bics	r3, r2
  400fc6:	d018      	beq.n	400ffa <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400fc8:	2301      	movs	r3, #1
  400fca:	fa03 f000 	lsl.w	r0, r3, r0
  400fce:	4b0d      	ldr	r3, [pc, #52]	; (401004 <pmc_enable_periph_clk+0x50>)
  400fd0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400fd2:	2000      	movs	r0, #0
  400fd4:	4770      	bx	lr
		ul_id -= 32;
  400fd6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400fd8:	4b0a      	ldr	r3, [pc, #40]	; (401004 <pmc_enable_periph_clk+0x50>)
  400fda:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400fde:	2301      	movs	r3, #1
  400fe0:	4083      	lsls	r3, r0
  400fe2:	4393      	bics	r3, r2
  400fe4:	d00b      	beq.n	400ffe <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400fe6:	2301      	movs	r3, #1
  400fe8:	fa03 f000 	lsl.w	r0, r3, r0
  400fec:	4b05      	ldr	r3, [pc, #20]	; (401004 <pmc_enable_periph_clk+0x50>)
  400fee:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400ff2:	2000      	movs	r0, #0
  400ff4:	4770      	bx	lr
		return 1;
  400ff6:	2001      	movs	r0, #1
  400ff8:	4770      	bx	lr
	return 0;
  400ffa:	2000      	movs	r0, #0
  400ffc:	4770      	bx	lr
  400ffe:	2000      	movs	r0, #0
}
  401000:	4770      	bx	lr
  401002:	bf00      	nop
  401004:	400e0600 	.word	0x400e0600

00401008 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  401008:	4770      	bx	lr
	...

0040100c <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  40100c:	4a10      	ldr	r2, [pc, #64]	; (401050 <pmc_enable_waitmode+0x44>)
  40100e:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401010:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401014:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  401018:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40101a:	6a11      	ldr	r1, [r2, #32]
  40101c:	4b0d      	ldr	r3, [pc, #52]	; (401054 <pmc_enable_waitmode+0x48>)
  40101e:	430b      	orrs	r3, r1
  401020:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401022:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401024:	f013 0f08 	tst.w	r3, #8
  401028:	d0fb      	beq.n	401022 <pmc_enable_waitmode+0x16>
  40102a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  40102e:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  401030:	3b01      	subs	r3, #1
  401032:	d1fc      	bne.n	40102e <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401034:	4a06      	ldr	r2, [pc, #24]	; (401050 <pmc_enable_waitmode+0x44>)
  401036:	6a13      	ldr	r3, [r2, #32]
  401038:	f013 0f08 	tst.w	r3, #8
  40103c:	d0fb      	beq.n	401036 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40103e:	4a04      	ldr	r2, [pc, #16]	; (401050 <pmc_enable_waitmode+0x44>)
  401040:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401042:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401046:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  40104a:	6713      	str	r3, [r2, #112]	; 0x70
  40104c:	4770      	bx	lr
  40104e:	bf00      	nop
  401050:	400e0600 	.word	0x400e0600
  401054:	00370004 	.word	0x00370004

00401058 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  40105c:	1e43      	subs	r3, r0, #1
  40105e:	2b04      	cmp	r3, #4
  401060:	f200 8107 	bhi.w	401272 <pmc_sleep+0x21a>
  401064:	e8df f013 	tbh	[pc, r3, lsl #1]
  401068:	00050005 	.word	0x00050005
  40106c:	00150015 	.word	0x00150015
  401070:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  401072:	4a81      	ldr	r2, [pc, #516]	; (401278 <pmc_sleep+0x220>)
  401074:	6913      	ldr	r3, [r2, #16]
  401076:	f023 0304 	bic.w	r3, r3, #4
  40107a:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  40107c:	2201      	movs	r2, #1
  40107e:	4b7f      	ldr	r3, [pc, #508]	; (40127c <pmc_sleep+0x224>)
  401080:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401082:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401086:	b662      	cpsie	i
  __ASM volatile ("dsb");
  401088:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  40108c:	bf30      	wfi
  40108e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401092:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  401094:	2803      	cmp	r0, #3
  401096:	bf0c      	ite	eq
  401098:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40109a:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  40109e:	4b78      	ldr	r3, [pc, #480]	; (401280 <pmc_sleep+0x228>)
  4010a0:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4010a2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4010a4:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  4010a8:	2200      	movs	r2, #0
  4010aa:	4b74      	ldr	r3, [pc, #464]	; (40127c <pmc_sleep+0x224>)
  4010ac:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4010ae:	2201      	movs	r2, #1
  4010b0:	4b74      	ldr	r3, [pc, #464]	; (401284 <pmc_sleep+0x22c>)
  4010b2:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  4010b4:	4b74      	ldr	r3, [pc, #464]	; (401288 <pmc_sleep+0x230>)
  4010b6:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  4010b8:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  4010ba:	4a74      	ldr	r2, [pc, #464]	; (40128c <pmc_sleep+0x234>)
  4010bc:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  4010c0:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4010c2:	4a73      	ldr	r2, [pc, #460]	; (401290 <pmc_sleep+0x238>)
  4010c4:	433a      	orrs	r2, r7
  4010c6:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4010c8:	f005 0903 	and.w	r9, r5, #3
  4010cc:	f1b9 0f01 	cmp.w	r9, #1
  4010d0:	f240 8089 	bls.w	4011e6 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4010d4:	f025 0103 	bic.w	r1, r5, #3
  4010d8:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4010dc:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010de:	461a      	mov	r2, r3
  4010e0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010e2:	f013 0f08 	tst.w	r3, #8
  4010e6:	d0fb      	beq.n	4010e0 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4010e8:	f011 0f70 	tst.w	r1, #112	; 0x70
  4010ec:	d008      	beq.n	401100 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4010ee:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  4010f2:	4b65      	ldr	r3, [pc, #404]	; (401288 <pmc_sleep+0x230>)
  4010f4:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010f6:	461a      	mov	r2, r3
  4010f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010fa:	f013 0f08 	tst.w	r3, #8
  4010fe:	d0fb      	beq.n	4010f8 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  401100:	4b64      	ldr	r3, [pc, #400]	; (401294 <pmc_sleep+0x23c>)
  401102:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401104:	4a60      	ldr	r2, [pc, #384]	; (401288 <pmc_sleep+0x230>)
  401106:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401108:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  40110c:	d0fb      	beq.n	401106 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40110e:	4a5e      	ldr	r2, [pc, #376]	; (401288 <pmc_sleep+0x230>)
  401110:	6a11      	ldr	r1, [r2, #32]
  401112:	4b61      	ldr	r3, [pc, #388]	; (401298 <pmc_sleep+0x240>)
  401114:	400b      	ands	r3, r1
  401116:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40111a:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40111c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40111e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401122:	d0fb      	beq.n	40111c <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401124:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  401128:	4a58      	ldr	r2, [pc, #352]	; (40128c <pmc_sleep+0x234>)
  40112a:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  40112c:	2c04      	cmp	r4, #4
  40112e:	d05c      	beq.n	4011ea <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401130:	4c52      	ldr	r4, [pc, #328]	; (40127c <pmc_sleep+0x224>)
  401132:	2301      	movs	r3, #1
  401134:	7023      	strb	r3, [r4, #0]
  401136:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40113a:	b662      	cpsie	i

		pmc_enable_waitmode();
  40113c:	4b57      	ldr	r3, [pc, #348]	; (40129c <pmc_sleep+0x244>)
  40113e:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401140:	b672      	cpsid	i
  401142:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  401146:	2300      	movs	r3, #0
  401148:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40114a:	f017 0f02 	tst.w	r7, #2
  40114e:	d055      	beq.n	4011fc <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401150:	4a4d      	ldr	r2, [pc, #308]	; (401288 <pmc_sleep+0x230>)
  401152:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401154:	4952      	ldr	r1, [pc, #328]	; (4012a0 <pmc_sleep+0x248>)
  401156:	4019      	ands	r1, r3
  401158:	4b52      	ldr	r3, [pc, #328]	; (4012a4 <pmc_sleep+0x24c>)
  40115a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40115c:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40115e:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  401160:	4b51      	ldr	r3, [pc, #324]	; (4012a8 <pmc_sleep+0x250>)
  401162:	400b      	ands	r3, r1
  401164:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401168:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40116a:	4b50      	ldr	r3, [pc, #320]	; (4012ac <pmc_sleep+0x254>)
  40116c:	4033      	ands	r3, r6
  40116e:	2b00      	cmp	r3, #0
  401170:	d06e      	beq.n	401250 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401172:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  401176:	4b44      	ldr	r3, [pc, #272]	; (401288 <pmc_sleep+0x230>)
  401178:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40117a:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  40117c:	f1b9 0f02 	cmp.w	r9, #2
  401180:	d104      	bne.n	40118c <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401182:	4a41      	ldr	r2, [pc, #260]	; (401288 <pmc_sleep+0x230>)
  401184:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401186:	f013 0f02 	tst.w	r3, #2
  40118a:	d0fb      	beq.n	401184 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  40118c:	4a3e      	ldr	r2, [pc, #248]	; (401288 <pmc_sleep+0x230>)
  40118e:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401190:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401194:	f005 0070 	and.w	r0, r5, #112	; 0x70
  401198:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40119a:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40119c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40119e:	f013 0f08 	tst.w	r3, #8
  4011a2:	d0fb      	beq.n	40119c <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  4011a4:	4b39      	ldr	r3, [pc, #228]	; (40128c <pmc_sleep+0x234>)
  4011a6:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  4011aa:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  4011ae:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011b0:	461a      	mov	r2, r3
  4011b2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011b4:	f013 0f08 	tst.w	r3, #8
  4011b8:	d0fb      	beq.n	4011b2 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  4011ba:	4a33      	ldr	r2, [pc, #204]	; (401288 <pmc_sleep+0x230>)
  4011bc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011be:	420b      	tst	r3, r1
  4011c0:	d0fc      	beq.n	4011bc <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  4011c2:	2200      	movs	r2, #0
  4011c4:	4b2f      	ldr	r3, [pc, #188]	; (401284 <pmc_sleep+0x22c>)
  4011c6:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4011c8:	4b39      	ldr	r3, [pc, #228]	; (4012b0 <pmc_sleep+0x258>)
  4011ca:	681b      	ldr	r3, [r3, #0]
  4011cc:	b11b      	cbz	r3, 4011d6 <pmc_sleep+0x17e>
			callback_clocks_restored();
  4011ce:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4011d0:	2200      	movs	r2, #0
  4011d2:	4b37      	ldr	r3, [pc, #220]	; (4012b0 <pmc_sleep+0x258>)
  4011d4:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4011d6:	2201      	movs	r2, #1
  4011d8:	4b28      	ldr	r3, [pc, #160]	; (40127c <pmc_sleep+0x224>)
  4011da:	701a      	strb	r2, [r3, #0]
  4011dc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4011e0:	b662      	cpsie	i
  4011e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  4011e6:	4629      	mov	r1, r5
  4011e8:	e77e      	b.n	4010e8 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011ea:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  4011ee:	6a11      	ldr	r1, [r2, #32]
  4011f0:	4b30      	ldr	r3, [pc, #192]	; (4012b4 <pmc_sleep+0x25c>)
  4011f2:	400b      	ands	r3, r1
  4011f4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4011f8:	6213      	str	r3, [r2, #32]
  4011fa:	e799      	b.n	401130 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4011fc:	f017 0f01 	tst.w	r7, #1
  401200:	d0b3      	beq.n	40116a <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  401202:	4b21      	ldr	r3, [pc, #132]	; (401288 <pmc_sleep+0x230>)
  401204:	6a1b      	ldr	r3, [r3, #32]
  401206:	f013 0f01 	tst.w	r3, #1
  40120a:	d10b      	bne.n	401224 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40120c:	491e      	ldr	r1, [pc, #120]	; (401288 <pmc_sleep+0x230>)
  40120e:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401210:	4a29      	ldr	r2, [pc, #164]	; (4012b8 <pmc_sleep+0x260>)
  401212:	401a      	ands	r2, r3
  401214:	4b29      	ldr	r3, [pc, #164]	; (4012bc <pmc_sleep+0x264>)
  401216:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401218:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40121a:	460a      	mov	r2, r1
  40121c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40121e:	f013 0f01 	tst.w	r3, #1
  401222:	d0fb      	beq.n	40121c <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  401224:	4b18      	ldr	r3, [pc, #96]	; (401288 <pmc_sleep+0x230>)
  401226:	6a1b      	ldr	r3, [r3, #32]
  401228:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40122c:	d108      	bne.n	401240 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40122e:	4a16      	ldr	r2, [pc, #88]	; (401288 <pmc_sleep+0x230>)
  401230:	6a11      	ldr	r1, [r2, #32]
  401232:	4b23      	ldr	r3, [pc, #140]	; (4012c0 <pmc_sleep+0x268>)
  401234:	430b      	orrs	r3, r1
  401236:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401238:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40123a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40123e:	d0fb      	beq.n	401238 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401240:	4a11      	ldr	r2, [pc, #68]	; (401288 <pmc_sleep+0x230>)
  401242:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401244:	4b18      	ldr	r3, [pc, #96]	; (4012a8 <pmc_sleep+0x250>)
  401246:	400b      	ands	r3, r1
  401248:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40124c:	6213      	str	r3, [r2, #32]
  40124e:	e78c      	b.n	40116a <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  401250:	2100      	movs	r1, #0
  401252:	e793      	b.n	40117c <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401254:	4a08      	ldr	r2, [pc, #32]	; (401278 <pmc_sleep+0x220>)
  401256:	6913      	ldr	r3, [r2, #16]
  401258:	f043 0304 	orr.w	r3, r3, #4
  40125c:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40125e:	4a19      	ldr	r2, [pc, #100]	; (4012c4 <pmc_sleep+0x26c>)
  401260:	4b19      	ldr	r3, [pc, #100]	; (4012c8 <pmc_sleep+0x270>)
  401262:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401264:	2201      	movs	r2, #1
  401266:	4b05      	ldr	r3, [pc, #20]	; (40127c <pmc_sleep+0x224>)
  401268:	701a      	strb	r2, [r3, #0]
  40126a:	f3bf 8f5f 	dmb	sy
  40126e:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401270:	bf30      	wfi
  401272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401276:	bf00      	nop
  401278:	e000ed00 	.word	0xe000ed00
  40127c:	20400018 	.word	0x20400018
  401280:	00401009 	.word	0x00401009
  401284:	20400c64 	.word	0x20400c64
  401288:	400e0600 	.word	0x400e0600
  40128c:	400e0c00 	.word	0x400e0c00
  401290:	00370008 	.word	0x00370008
  401294:	00400f95 	.word	0x00400f95
  401298:	fec8ffff 	.word	0xfec8ffff
  40129c:	0040100d 	.word	0x0040100d
  4012a0:	fec8fffc 	.word	0xfec8fffc
  4012a4:	01370002 	.word	0x01370002
  4012a8:	ffc8ff87 	.word	0xffc8ff87
  4012ac:	07ff0000 	.word	0x07ff0000
  4012b0:	20400c68 	.word	0x20400c68
  4012b4:	ffc8fffe 	.word	0xffc8fffe
  4012b8:	ffc8fffc 	.word	0xffc8fffc
  4012bc:	00370001 	.word	0x00370001
  4012c0:	01370000 	.word	0x01370000
  4012c4:	a5000004 	.word	0xa5000004
  4012c8:	400e1810 	.word	0x400e1810

004012cc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012cc:	e7fe      	b.n	4012cc <Dummy_Handler>
	...

004012d0 <Reset_Handler>:
{
  4012d0:	b500      	push	{lr}
  4012d2:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4012d4:	4b25      	ldr	r3, [pc, #148]	; (40136c <Reset_Handler+0x9c>)
  4012d6:	4a26      	ldr	r2, [pc, #152]	; (401370 <Reset_Handler+0xa0>)
  4012d8:	429a      	cmp	r2, r3
  4012da:	d010      	beq.n	4012fe <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4012dc:	4b25      	ldr	r3, [pc, #148]	; (401374 <Reset_Handler+0xa4>)
  4012de:	4a23      	ldr	r2, [pc, #140]	; (40136c <Reset_Handler+0x9c>)
  4012e0:	429a      	cmp	r2, r3
  4012e2:	d20c      	bcs.n	4012fe <Reset_Handler+0x2e>
  4012e4:	3b01      	subs	r3, #1
  4012e6:	1a9b      	subs	r3, r3, r2
  4012e8:	f023 0303 	bic.w	r3, r3, #3
  4012ec:	3304      	adds	r3, #4
  4012ee:	4413      	add	r3, r2
  4012f0:	491f      	ldr	r1, [pc, #124]	; (401370 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4012f2:	f851 0b04 	ldr.w	r0, [r1], #4
  4012f6:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4012fa:	429a      	cmp	r2, r3
  4012fc:	d1f9      	bne.n	4012f2 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4012fe:	4b1e      	ldr	r3, [pc, #120]	; (401378 <Reset_Handler+0xa8>)
  401300:	4a1e      	ldr	r2, [pc, #120]	; (40137c <Reset_Handler+0xac>)
  401302:	429a      	cmp	r2, r3
  401304:	d20a      	bcs.n	40131c <Reset_Handler+0x4c>
  401306:	3b01      	subs	r3, #1
  401308:	1a9b      	subs	r3, r3, r2
  40130a:	f023 0303 	bic.w	r3, r3, #3
  40130e:	3304      	adds	r3, #4
  401310:	4413      	add	r3, r2
                *pDest++ = 0;
  401312:	2100      	movs	r1, #0
  401314:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401318:	4293      	cmp	r3, r2
  40131a:	d1fb      	bne.n	401314 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40131c:	4a18      	ldr	r2, [pc, #96]	; (401380 <Reset_Handler+0xb0>)
  40131e:	4b19      	ldr	r3, [pc, #100]	; (401384 <Reset_Handler+0xb4>)
  401320:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401324:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401326:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40132a:	fab3 f383 	clz	r3, r3
  40132e:	095b      	lsrs	r3, r3, #5
  401330:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401332:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401334:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401338:	2200      	movs	r2, #0
  40133a:	4b13      	ldr	r3, [pc, #76]	; (401388 <Reset_Handler+0xb8>)
  40133c:	701a      	strb	r2, [r3, #0]
	return flags;
  40133e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401340:	4a12      	ldr	r2, [pc, #72]	; (40138c <Reset_Handler+0xbc>)
  401342:	6813      	ldr	r3, [r2, #0]
  401344:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401348:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40134a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40134e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401352:	b129      	cbz	r1, 401360 <Reset_Handler+0x90>
		cpu_irq_enable();
  401354:	2201      	movs	r2, #1
  401356:	4b0c      	ldr	r3, [pc, #48]	; (401388 <Reset_Handler+0xb8>)
  401358:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40135a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40135e:	b662      	cpsie	i
        __libc_init_array();
  401360:	4b0b      	ldr	r3, [pc, #44]	; (401390 <Reset_Handler+0xc0>)
  401362:	4798      	blx	r3
        main();
  401364:	4b0b      	ldr	r3, [pc, #44]	; (401394 <Reset_Handler+0xc4>)
  401366:	4798      	blx	r3
  401368:	e7fe      	b.n	401368 <Reset_Handler+0x98>
  40136a:	bf00      	nop
  40136c:	20400000 	.word	0x20400000
  401370:	00406f6c 	.word	0x00406f6c
  401374:	204009d0 	.word	0x204009d0
  401378:	20400cd8 	.word	0x20400cd8
  40137c:	204009d0 	.word	0x204009d0
  401380:	e000ed00 	.word	0xe000ed00
  401384:	00400000 	.word	0x00400000
  401388:	20400018 	.word	0x20400018
  40138c:	e000ed88 	.word	0xe000ed88
  401390:	00401c59 	.word	0x00401c59
  401394:	004017e1 	.word	0x004017e1

00401398 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401398:	4b3b      	ldr	r3, [pc, #236]	; (401488 <SystemCoreClockUpdate+0xf0>)
  40139a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40139c:	f003 0303 	and.w	r3, r3, #3
  4013a0:	2b01      	cmp	r3, #1
  4013a2:	d01d      	beq.n	4013e0 <SystemCoreClockUpdate+0x48>
  4013a4:	b183      	cbz	r3, 4013c8 <SystemCoreClockUpdate+0x30>
  4013a6:	2b02      	cmp	r3, #2
  4013a8:	d036      	beq.n	401418 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4013aa:	4b37      	ldr	r3, [pc, #220]	; (401488 <SystemCoreClockUpdate+0xf0>)
  4013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013b2:	2b70      	cmp	r3, #112	; 0x70
  4013b4:	d05f      	beq.n	401476 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013b6:	4b34      	ldr	r3, [pc, #208]	; (401488 <SystemCoreClockUpdate+0xf0>)
  4013b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4013ba:	4934      	ldr	r1, [pc, #208]	; (40148c <SystemCoreClockUpdate+0xf4>)
  4013bc:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4013c0:	680b      	ldr	r3, [r1, #0]
  4013c2:	40d3      	lsrs	r3, r2
  4013c4:	600b      	str	r3, [r1, #0]
  4013c6:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4013c8:	4b31      	ldr	r3, [pc, #196]	; (401490 <SystemCoreClockUpdate+0xf8>)
  4013ca:	695b      	ldr	r3, [r3, #20]
  4013cc:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013d0:	bf14      	ite	ne
  4013d2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013d6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4013da:	4b2c      	ldr	r3, [pc, #176]	; (40148c <SystemCoreClockUpdate+0xf4>)
  4013dc:	601a      	str	r2, [r3, #0]
  4013de:	e7e4      	b.n	4013aa <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013e0:	4b29      	ldr	r3, [pc, #164]	; (401488 <SystemCoreClockUpdate+0xf0>)
  4013e2:	6a1b      	ldr	r3, [r3, #32]
  4013e4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013e8:	d003      	beq.n	4013f2 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013ea:	4a2a      	ldr	r2, [pc, #168]	; (401494 <SystemCoreClockUpdate+0xfc>)
  4013ec:	4b27      	ldr	r3, [pc, #156]	; (40148c <SystemCoreClockUpdate+0xf4>)
  4013ee:	601a      	str	r2, [r3, #0]
  4013f0:	e7db      	b.n	4013aa <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013f2:	4a29      	ldr	r2, [pc, #164]	; (401498 <SystemCoreClockUpdate+0x100>)
  4013f4:	4b25      	ldr	r3, [pc, #148]	; (40148c <SystemCoreClockUpdate+0xf4>)
  4013f6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013f8:	4b23      	ldr	r3, [pc, #140]	; (401488 <SystemCoreClockUpdate+0xf0>)
  4013fa:	6a1b      	ldr	r3, [r3, #32]
  4013fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401400:	2b10      	cmp	r3, #16
  401402:	d005      	beq.n	401410 <SystemCoreClockUpdate+0x78>
  401404:	2b20      	cmp	r3, #32
  401406:	d1d0      	bne.n	4013aa <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401408:	4a22      	ldr	r2, [pc, #136]	; (401494 <SystemCoreClockUpdate+0xfc>)
  40140a:	4b20      	ldr	r3, [pc, #128]	; (40148c <SystemCoreClockUpdate+0xf4>)
  40140c:	601a      	str	r2, [r3, #0]
          break;
  40140e:	e7cc      	b.n	4013aa <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401410:	4a22      	ldr	r2, [pc, #136]	; (40149c <SystemCoreClockUpdate+0x104>)
  401412:	4b1e      	ldr	r3, [pc, #120]	; (40148c <SystemCoreClockUpdate+0xf4>)
  401414:	601a      	str	r2, [r3, #0]
          break;
  401416:	e7c8      	b.n	4013aa <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401418:	4b1b      	ldr	r3, [pc, #108]	; (401488 <SystemCoreClockUpdate+0xf0>)
  40141a:	6a1b      	ldr	r3, [r3, #32]
  40141c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401420:	d016      	beq.n	401450 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401422:	4a1c      	ldr	r2, [pc, #112]	; (401494 <SystemCoreClockUpdate+0xfc>)
  401424:	4b19      	ldr	r3, [pc, #100]	; (40148c <SystemCoreClockUpdate+0xf4>)
  401426:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401428:	4b17      	ldr	r3, [pc, #92]	; (401488 <SystemCoreClockUpdate+0xf0>)
  40142a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40142c:	f003 0303 	and.w	r3, r3, #3
  401430:	2b02      	cmp	r3, #2
  401432:	d1ba      	bne.n	4013aa <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401434:	4a14      	ldr	r2, [pc, #80]	; (401488 <SystemCoreClockUpdate+0xf0>)
  401436:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401438:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40143a:	4814      	ldr	r0, [pc, #80]	; (40148c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40143c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401440:	6803      	ldr	r3, [r0, #0]
  401442:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401446:	b2d2      	uxtb	r2, r2
  401448:	fbb3 f3f2 	udiv	r3, r3, r2
  40144c:	6003      	str	r3, [r0, #0]
  40144e:	e7ac      	b.n	4013aa <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401450:	4a11      	ldr	r2, [pc, #68]	; (401498 <SystemCoreClockUpdate+0x100>)
  401452:	4b0e      	ldr	r3, [pc, #56]	; (40148c <SystemCoreClockUpdate+0xf4>)
  401454:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401456:	4b0c      	ldr	r3, [pc, #48]	; (401488 <SystemCoreClockUpdate+0xf0>)
  401458:	6a1b      	ldr	r3, [r3, #32]
  40145a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40145e:	2b10      	cmp	r3, #16
  401460:	d005      	beq.n	40146e <SystemCoreClockUpdate+0xd6>
  401462:	2b20      	cmp	r3, #32
  401464:	d1e0      	bne.n	401428 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401466:	4a0b      	ldr	r2, [pc, #44]	; (401494 <SystemCoreClockUpdate+0xfc>)
  401468:	4b08      	ldr	r3, [pc, #32]	; (40148c <SystemCoreClockUpdate+0xf4>)
  40146a:	601a      	str	r2, [r3, #0]
          break;
  40146c:	e7dc      	b.n	401428 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40146e:	4a0b      	ldr	r2, [pc, #44]	; (40149c <SystemCoreClockUpdate+0x104>)
  401470:	4b06      	ldr	r3, [pc, #24]	; (40148c <SystemCoreClockUpdate+0xf4>)
  401472:	601a      	str	r2, [r3, #0]
          break;
  401474:	e7d8      	b.n	401428 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401476:	4a05      	ldr	r2, [pc, #20]	; (40148c <SystemCoreClockUpdate+0xf4>)
  401478:	6813      	ldr	r3, [r2, #0]
  40147a:	4909      	ldr	r1, [pc, #36]	; (4014a0 <SystemCoreClockUpdate+0x108>)
  40147c:	fba1 1303 	umull	r1, r3, r1, r3
  401480:	085b      	lsrs	r3, r3, #1
  401482:	6013      	str	r3, [r2, #0]
  401484:	4770      	bx	lr
  401486:	bf00      	nop
  401488:	400e0600 	.word	0x400e0600
  40148c:	2040001c 	.word	0x2040001c
  401490:	400e1810 	.word	0x400e1810
  401494:	00b71b00 	.word	0x00b71b00
  401498:	003d0900 	.word	0x003d0900
  40149c:	007a1200 	.word	0x007a1200
  4014a0:	aaaaaaab 	.word	0xaaaaaaab

004014a4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4014a4:	4b16      	ldr	r3, [pc, #88]	; (401500 <system_init_flash+0x5c>)
  4014a6:	4298      	cmp	r0, r3
  4014a8:	d913      	bls.n	4014d2 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4014aa:	4b16      	ldr	r3, [pc, #88]	; (401504 <system_init_flash+0x60>)
  4014ac:	4298      	cmp	r0, r3
  4014ae:	d915      	bls.n	4014dc <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4014b0:	4b15      	ldr	r3, [pc, #84]	; (401508 <system_init_flash+0x64>)
  4014b2:	4298      	cmp	r0, r3
  4014b4:	d916      	bls.n	4014e4 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4014b6:	4b15      	ldr	r3, [pc, #84]	; (40150c <system_init_flash+0x68>)
  4014b8:	4298      	cmp	r0, r3
  4014ba:	d917      	bls.n	4014ec <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4014bc:	4b14      	ldr	r3, [pc, #80]	; (401510 <system_init_flash+0x6c>)
  4014be:	4298      	cmp	r0, r3
  4014c0:	d918      	bls.n	4014f4 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4014c2:	4b14      	ldr	r3, [pc, #80]	; (401514 <system_init_flash+0x70>)
  4014c4:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014c6:	bf94      	ite	ls
  4014c8:	4a13      	ldrls	r2, [pc, #76]	; (401518 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4014ca:	4a14      	ldrhi	r2, [pc, #80]	; (40151c <system_init_flash+0x78>)
  4014cc:	4b14      	ldr	r3, [pc, #80]	; (401520 <system_init_flash+0x7c>)
  4014ce:	601a      	str	r2, [r3, #0]
  4014d0:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014d2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4014d6:	4b12      	ldr	r3, [pc, #72]	; (401520 <system_init_flash+0x7c>)
  4014d8:	601a      	str	r2, [r3, #0]
  4014da:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014dc:	4a11      	ldr	r2, [pc, #68]	; (401524 <system_init_flash+0x80>)
  4014de:	4b10      	ldr	r3, [pc, #64]	; (401520 <system_init_flash+0x7c>)
  4014e0:	601a      	str	r2, [r3, #0]
  4014e2:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014e4:	4a10      	ldr	r2, [pc, #64]	; (401528 <system_init_flash+0x84>)
  4014e6:	4b0e      	ldr	r3, [pc, #56]	; (401520 <system_init_flash+0x7c>)
  4014e8:	601a      	str	r2, [r3, #0]
  4014ea:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014ec:	4a0f      	ldr	r2, [pc, #60]	; (40152c <system_init_flash+0x88>)
  4014ee:	4b0c      	ldr	r3, [pc, #48]	; (401520 <system_init_flash+0x7c>)
  4014f0:	601a      	str	r2, [r3, #0]
  4014f2:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014f4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4014f8:	4b09      	ldr	r3, [pc, #36]	; (401520 <system_init_flash+0x7c>)
  4014fa:	601a      	str	r2, [r3, #0]
  4014fc:	4770      	bx	lr
  4014fe:	bf00      	nop
  401500:	015ef3bf 	.word	0x015ef3bf
  401504:	02bde77f 	.word	0x02bde77f
  401508:	041cdb3f 	.word	0x041cdb3f
  40150c:	057bceff 	.word	0x057bceff
  401510:	06dac2bf 	.word	0x06dac2bf
  401514:	0839b67f 	.word	0x0839b67f
  401518:	04000500 	.word	0x04000500
  40151c:	04000600 	.word	0x04000600
  401520:	400e0c00 	.word	0x400e0c00
  401524:	04000100 	.word	0x04000100
  401528:	04000200 	.word	0x04000200
  40152c:	04000300 	.word	0x04000300

00401530 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401530:	4b0a      	ldr	r3, [pc, #40]	; (40155c <_sbrk+0x2c>)
  401532:	681b      	ldr	r3, [r3, #0]
  401534:	b153      	cbz	r3, 40154c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401536:	4b09      	ldr	r3, [pc, #36]	; (40155c <_sbrk+0x2c>)
  401538:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40153a:	181a      	adds	r2, r3, r0
  40153c:	4908      	ldr	r1, [pc, #32]	; (401560 <_sbrk+0x30>)
  40153e:	4291      	cmp	r1, r2
  401540:	db08      	blt.n	401554 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401542:	4610      	mov	r0, r2
  401544:	4a05      	ldr	r2, [pc, #20]	; (40155c <_sbrk+0x2c>)
  401546:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401548:	4618      	mov	r0, r3
  40154a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40154c:	4a05      	ldr	r2, [pc, #20]	; (401564 <_sbrk+0x34>)
  40154e:	4b03      	ldr	r3, [pc, #12]	; (40155c <_sbrk+0x2c>)
  401550:	601a      	str	r2, [r3, #0]
  401552:	e7f0      	b.n	401536 <_sbrk+0x6>
		return (caddr_t) -1;	
  401554:	f04f 30ff 	mov.w	r0, #4294967295
}
  401558:	4770      	bx	lr
  40155a:	bf00      	nop
  40155c:	20400c6c 	.word	0x20400c6c
  401560:	2045fffc 	.word	0x2045fffc
  401564:	20402ed8 	.word	0x20402ed8

00401568 <but1_callback>:
void pisca_led(int n, int t);


void but1_callback(void)
{
	but1_flag = 1;
  401568:	2201      	movs	r2, #1
  40156a:	4b01      	ldr	r3, [pc, #4]	; (401570 <but1_callback+0x8>)
  40156c:	701a      	strb	r2, [r3, #0]
  40156e:	4770      	bx	lr
  401570:	20400ca4 	.word	0x20400ca4

00401574 <but2_callback>:
}

void but2_callback(void)
{
	but2_flag = 1;
  401574:	2201      	movs	r2, #1
  401576:	4b01      	ldr	r3, [pc, #4]	; (40157c <but2_callback+0x8>)
  401578:	701a      	strb	r2, [r3, #0]
  40157a:	4770      	bx	lr
  40157c:	20400cad 	.word	0x20400cad

00401580 <but3_callback>:
}

void but3_callback(void)
{
	but3_flag = 1;
  401580:	2201      	movs	r2, #1
  401582:	4b01      	ldr	r3, [pc, #4]	; (401588 <but3_callback+0x8>)
  401584:	701a      	strb	r2, [r3, #0]
  401586:	4770      	bx	lr
  401588:	20400cac 	.word	0x20400cac

0040158c <pisca_led>:
/************************************************************************/



// pisca led N vez no periodo T
void pisca_led(int n, int t){
  40158c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401590:	b083      	sub	sp, #12
  401592:	4607      	mov	r7, r0
  401594:	460e      	mov	r6, r1
	int x = 80;
	int y = 16;
	gfx_mono_generic_draw_filled_rect(x+1, y+1, 31, 9, GFX_PIXEL_CLR);
  401596:	2300      	movs	r3, #0
  401598:	9300      	str	r3, [sp, #0]
  40159a:	2309      	movs	r3, #9
  40159c:	221f      	movs	r2, #31
  40159e:	2111      	movs	r1, #17
  4015a0:	2051      	movs	r0, #81	; 0x51
  4015a2:	4c2b      	ldr	r4, [pc, #172]	; (401650 <pisca_led+0xc4>)
  4015a4:	47a0      	blx	r4
	gfx_mono_generic_draw_rect(x, y, 32, 10, GFX_PIXEL_SET);
  4015a6:	2301      	movs	r3, #1
  4015a8:	9300      	str	r3, [sp, #0]
  4015aa:	230a      	movs	r3, #10
  4015ac:	2220      	movs	r2, #32
  4015ae:	2110      	movs	r1, #16
  4015b0:	2050      	movs	r0, #80	; 0x50
  4015b2:	4c28      	ldr	r4, [pc, #160]	; (401654 <pisca_led+0xc8>)
  4015b4:	47a0      	blx	r4
	for (int i=1;i<=n;){   
  4015b6:	2f00      	cmp	r7, #0
  4015b8:	dd47      	ble.n	40164a <pisca_led+0xbe>
			pio_clear(LED2_PIO, LED2_PIO_IDX_MASK);
			gfx_mono_generic_draw_vertical_line(x+i, 16, 10, GFX_PIXEL_SET);
			delay_ms(t);
  4015ba:	4c27      	ldr	r4, [pc, #156]	; (401658 <pisca_led+0xcc>)
  4015bc:	fba6 0104 	umull	r0, r1, r6, r4
  4015c0:	17f3      	asrs	r3, r6, #31
  4015c2:	fb04 1103 	mla	r1, r4, r3, r1
  4015c6:	f241 722c 	movw	r2, #5932	; 0x172c
  4015ca:	2300      	movs	r3, #0
  4015cc:	f241 742b 	movw	r4, #5931	; 0x172b
  4015d0:	2500      	movs	r5, #0
  4015d2:	1900      	adds	r0, r0, r4
  4015d4:	4169      	adcs	r1, r5
  4015d6:	4c21      	ldr	r4, [pc, #132]	; (40165c <pisca_led+0xd0>)
  4015d8:	47a0      	blx	r4
  4015da:	4682      	mov	sl, r0
  4015dc:	2401      	movs	r4, #1
			pio_clear(LED2_PIO, LED2_PIO_IDX_MASK);
  4015de:	4d20      	ldr	r5, [pc, #128]	; (401660 <pisca_led+0xd4>)
  4015e0:	f8df 9094 	ldr.w	r9, [pc, #148]	; 401678 <pisca_led+0xec>
			gfx_mono_generic_draw_vertical_line(x+i, 16, 10, GFX_PIXEL_SET);
  4015e4:	f8df 8094 	ldr.w	r8, [pc, #148]	; 40167c <pisca_led+0xf0>
  4015e8:	e010      	b.n	40160c <pisca_led+0x80>
			delay_ms(t);
  4015ea:	2033      	movs	r0, #51	; 0x33
  4015ec:	f8df b084 	ldr.w	fp, [pc, #132]	; 401674 <pisca_led+0xe8>
  4015f0:	47d8      	blx	fp
			pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  4015f2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4015f6:	4628      	mov	r0, r5
  4015f8:	4b1a      	ldr	r3, [pc, #104]	; (401664 <pisca_led+0xd8>)
  4015fa:	4798      	blx	r3
			delay_ms(t);
  4015fc:	2033      	movs	r0, #51	; 0x33
  4015fe:	47d8      	blx	fp
			i++;
  401600:	3401      	adds	r4, #1
			if (but2_flag){
  401602:	4b19      	ldr	r3, [pc, #100]	; (401668 <pisca_led+0xdc>)
  401604:	781b      	ldrb	r3, [r3, #0]
  401606:	b9d3      	cbnz	r3, 40163e <pisca_led+0xb2>
	for (int i=1;i<=n;){   
  401608:	42a7      	cmp	r7, r4
  40160a:	db1e      	blt.n	40164a <pisca_led+0xbe>
			pio_clear(LED2_PIO, LED2_PIO_IDX_MASK);
  40160c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401610:	4628      	mov	r0, r5
  401612:	47c8      	blx	r9
			gfx_mono_generic_draw_vertical_line(x+i, 16, 10, GFX_PIXEL_SET);
  401614:	f104 0050 	add.w	r0, r4, #80	; 0x50
  401618:	2301      	movs	r3, #1
  40161a:	220a      	movs	r2, #10
  40161c:	2110      	movs	r1, #16
  40161e:	b2c0      	uxtb	r0, r0
  401620:	47c0      	blx	r8
			delay_ms(t);
  401622:	2e00      	cmp	r6, #0
  401624:	d0e1      	beq.n	4015ea <pisca_led+0x5e>
  401626:	4650      	mov	r0, sl
  401628:	f8df b048 	ldr.w	fp, [pc, #72]	; 401674 <pisca_led+0xe8>
  40162c:	47d8      	blx	fp
			pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  40162e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401632:	4628      	mov	r0, r5
  401634:	4b0b      	ldr	r3, [pc, #44]	; (401664 <pisca_led+0xd8>)
  401636:	4798      	blx	r3
			delay_ms(t);
  401638:	4650      	mov	r0, sl
  40163a:	47d8      	blx	fp
  40163c:	e7e0      	b.n	401600 <pisca_led+0x74>
				frequencia = frequencia;
  40163e:	4b0b      	ldr	r3, [pc, #44]	; (40166c <pisca_led+0xe0>)
  401640:	681a      	ldr	r2, [r3, #0]
  401642:	601a      	str	r2, [r3, #0]
				delay_ms(200);
  401644:	480a      	ldr	r0, [pc, #40]	; (401670 <pisca_led+0xe4>)
  401646:	4b0b      	ldr	r3, [pc, #44]	; (401674 <pisca_led+0xe8>)
  401648:	4798      	blx	r3
				return;
			}
		} 
}
  40164a:	b003      	add	sp, #12
  40164c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401650:	004004e5 	.word	0x004004e5
  401654:	00400495 	.word	0x00400495
  401658:	11e1a300 	.word	0x11e1a300
  40165c:	00401949 	.word	0x00401949
  401660:	400e1200 	.word	0x400e1200
  401664:	00400b8f 	.word	0x00400b8f
  401668:	20400cad 	.word	0x20400cad
  40166c:	20400ca8 	.word	0x20400ca8
  401670:	009a5649 	.word	0x009a5649
  401674:	20400001 	.word	0x20400001
  401678:	00400b93 	.word	0x00400b93
  40167c:	004003f5 	.word	0x004003f5

00401680 <io_init>:
	


// Inicializa botao SW0 do kit com interrupcao
void io_init(void)
{
  401680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401684:	b082      	sub	sp, #8

	// Configura led
	pmc_enable_periph_clk(LED2_PIO_ID);
  401686:	200c      	movs	r0, #12
  401688:	4d3c      	ldr	r5, [pc, #240]	; (40177c <io_init+0xfc>)
  40168a:	47a8      	blx	r5
	pio_configure(LED2_PIO, PIO_OUTPUT_0, LED2_PIO_IDX_MASK, PIO_DEFAULT);
  40168c:	4c3c      	ldr	r4, [pc, #240]	; (401780 <io_init+0x100>)
  40168e:	2300      	movs	r3, #0
  401690:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401694:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401698:	4620      	mov	r0, r4
  40169a:	4f3a      	ldr	r7, [pc, #232]	; (401784 <io_init+0x104>)
  40169c:	47b8      	blx	r7

	// Inicializa clock do perifrico PIO responsavel pelo botao
	pmc_enable_periph_clk(BUT1_PIO_ID);
  40169e:	2010      	movs	r0, #16
  4016a0:	47a8      	blx	r5
	pmc_enable_periph_clk(BUT2_PIO_ID);
  4016a2:	200c      	movs	r0, #12
  4016a4:	47a8      	blx	r5
	pmc_enable_periph_clk(BUT3_PIO_ID);
  4016a6:	200a      	movs	r0, #10
  4016a8:	47a8      	blx	r5

	// Configura PIO para lidar com o pino do boto como entrada
	// com pull-up
	//pio_configure(BUT_PIO, PIO_INPUT, BUT_IDX_MASK, PIO_PULLUP);
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4016aa:	4e37      	ldr	r6, [pc, #220]	; (401788 <io_init+0x108>)
  4016ac:	2309      	movs	r3, #9
  4016ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4016b2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4016b6:	4630      	mov	r0, r6
  4016b8:	47b8      	blx	r7
	pio_set_debounce_filter(BUT1_PIO, BUT1_PIO_IDX_MASK, 60);
  4016ba:	223c      	movs	r2, #60	; 0x3c
  4016bc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4016c0:	4630      	mov	r0, r6
  4016c2:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 4017ac <io_init+0x12c>
  4016c6:	47c0      	blx	r8

	pio_configure(BUT2_PIO, PIO_INPUT, BUT2_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4016c8:	2309      	movs	r3, #9
  4016ca:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4016ce:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4016d2:	4620      	mov	r0, r4
  4016d4:	47b8      	blx	r7
	pio_set_debounce_filter(BUT2_PIO, BUT2_PIO_IDX_MASK, 60);
  4016d6:	223c      	movs	r2, #60	; 0x3c
  4016d8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4016dc:	4620      	mov	r0, r4
  4016de:	47c0      	blx	r8
	
	pio_configure(BUT3_PIO, PIO_INPUT, BUT3_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4016e0:	4d2a      	ldr	r5, [pc, #168]	; (40178c <io_init+0x10c>)
  4016e2:	2309      	movs	r3, #9
  4016e4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4016e8:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4016ec:	4628      	mov	r0, r5
  4016ee:	47b8      	blx	r7
	pio_set_debounce_filter(BUT3_PIO, BUT3_PIO_IDX_MASK, 60);
  4016f0:	223c      	movs	r2, #60	; 0x3c
  4016f2:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4016f6:	4628      	mov	r0, r5
  4016f8:	47c0      	blx	r8

	// Configura interrupo no pino referente ao botao e associa
	// funo de callback caso uma interrupo for gerada
	// a funo de callback  a: but_callback()
	pio_handler_set(BUT1_PIO,
  4016fa:	4b25      	ldr	r3, [pc, #148]	; (401790 <io_init+0x110>)
  4016fc:	9300      	str	r3, [sp, #0]
  4016fe:	2350      	movs	r3, #80	; 0x50
  401700:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401704:	2110      	movs	r1, #16
  401706:	4630      	mov	r0, r6
  401708:	4f22      	ldr	r7, [pc, #136]	; (401794 <io_init+0x114>)
  40170a:	47b8      	blx	r7
	BUT1_PIO_ID,
	BUT1_PIO_IDX_MASK,
	PIO_IT_FALL_EDGE,
	but1_callback);

	pio_handler_set(BUT2_PIO,
  40170c:	4b22      	ldr	r3, [pc, #136]	; (401798 <io_init+0x118>)
  40170e:	9300      	str	r3, [sp, #0]
  401710:	2350      	movs	r3, #80	; 0x50
  401712:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401716:	210c      	movs	r1, #12
  401718:	4620      	mov	r0, r4
  40171a:	47b8      	blx	r7
	BUT2_PIO_ID,
	BUT2_PIO_IDX_MASK,
	PIO_IT_FALL_EDGE,
	but2_callback);
	
	pio_handler_set(BUT3_PIO,
  40171c:	4b1f      	ldr	r3, [pc, #124]	; (40179c <io_init+0x11c>)
  40171e:	9300      	str	r3, [sp, #0]
  401720:	2350      	movs	r3, #80	; 0x50
  401722:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401726:	210a      	movs	r1, #10
  401728:	4628      	mov	r0, r5
  40172a:	47b8      	blx	r7
	PIO_IT_FALL_EDGE,
	but3_callback);

	//PIO_IT_RISE_EDGE, PIO_IT_FALL_EDGE
	// Ativa interrupo e limpa primeira IRQ gerada na ativacao
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  40172c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401730:	4630      	mov	r0, r6
  401732:	4f1b      	ldr	r7, [pc, #108]	; (4017a0 <io_init+0x120>)
  401734:	47b8      	blx	r7
	pio_get_interrupt_status(BUT1_PIO);
  401736:	4630      	mov	r0, r6
  401738:	4e1a      	ldr	r6, [pc, #104]	; (4017a4 <io_init+0x124>)
  40173a:	47b0      	blx	r6

	pio_enable_interrupt(BUT2_PIO, BUT2_PIO_IDX_MASK);
  40173c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401740:	4620      	mov	r0, r4
  401742:	47b8      	blx	r7
	pio_get_interrupt_status(BUT2_PIO);
  401744:	4620      	mov	r0, r4
  401746:	47b0      	blx	r6
	
	pio_enable_interrupt(BUT3_PIO, BUT3_PIO_IDX_MASK);
  401748:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40174c:	4628      	mov	r0, r5
  40174e:	47b8      	blx	r7
	pio_get_interrupt_status(BUT3_PIO);
  401750:	4628      	mov	r0, r5
  401752:	47b0      	blx	r6
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401754:	4b14      	ldr	r3, [pc, #80]	; (4017a8 <io_init+0x128>)
  401756:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  40175a:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40175c:	2280      	movs	r2, #128	; 0x80
  40175e:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401762:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401766:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401768:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40176c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401770:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401772:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	NVIC_EnableIRQ(BUT2_PIO_ID);
	NVIC_SetPriority(BUT2_PIO_ID, 4); // Prioridade 4
	
	NVIC_EnableIRQ(BUT3_PIO_ID);
	NVIC_SetPriority(BUT3_PIO_ID, 4); // Prioridade 4
}
  401776:	b002      	add	sp, #8
  401778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40177c:	00400fb5 	.word	0x00400fb5
  401780:	400e1200 	.word	0x400e1200
  401784:	00400ca1 	.word	0x00400ca1
  401788:	400e1400 	.word	0x400e1400
  40178c:	400e0e00 	.word	0x400e0e00
  401790:	00401569 	.word	0x00401569
  401794:	00400dc1 	.word	0x00400dc1
  401798:	00401575 	.word	0x00401575
  40179c:	00401581 	.word	0x00401581
  4017a0:	00400d63 	.word	0x00400d63
  4017a4:	00400d67 	.word	0x00400d67
  4017a8:	e000e100 	.word	0xe000e100
  4017ac:	00400b75 	.word	0x00400b75

004017b0 <draw_frequency>:

void draw_frequency(frequencia){
  4017b0:	b510      	push	{r4, lr}
  4017b2:	b086      	sub	sp, #24
	char freq_str[20];
	sprintf(freq_str, "%d ms", frequencia);
  4017b4:	4602      	mov	r2, r0
  4017b6:	4906      	ldr	r1, [pc, #24]	; (4017d0 <draw_frequency+0x20>)
  4017b8:	a801      	add	r0, sp, #4
  4017ba:	4b06      	ldr	r3, [pc, #24]	; (4017d4 <draw_frequency+0x24>)
  4017bc:	4798      	blx	r3
	gfx_mono_draw_string(freq_str, 5,16, &sysfont);
  4017be:	4b06      	ldr	r3, [pc, #24]	; (4017d8 <draw_frequency+0x28>)
  4017c0:	2210      	movs	r2, #16
  4017c2:	2105      	movs	r1, #5
  4017c4:	a801      	add	r0, sp, #4
  4017c6:	4c05      	ldr	r4, [pc, #20]	; (4017dc <draw_frequency+0x2c>)
  4017c8:	47a0      	blx	r4
}
  4017ca:	b006      	add	sp, #24
  4017cc:	bd10      	pop	{r4, pc}
  4017ce:	bf00      	nop
  4017d0:	00406cac 	.word	0x00406cac
  4017d4:	00401d45 	.word	0x00401d45
  4017d8:	2040000c 	.word	0x2040000c
  4017dc:	004005c9 	.word	0x004005c9

004017e0 <main>:
/* Main                                                                 */
/************************************************************************/

// Funcao principal chamada na inicalizacao do uC.
void main(void)
{
  4017e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// Inicializa clock
	board_init();
  4017e4:	4b43      	ldr	r3, [pc, #268]	; (4018f4 <main+0x114>)
  4017e6:	4798      	blx	r3
	sysclk_init();
  4017e8:	4b43      	ldr	r3, [pc, #268]	; (4018f8 <main+0x118>)
  4017ea:	4798      	blx	r3
	delay_init();

	// Init OLED
	gfx_mono_ssd1306_init();
  4017ec:	4b43      	ldr	r3, [pc, #268]	; (4018fc <main+0x11c>)
  4017ee:	4798      	blx	r3

	// Desativa watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
  4017f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4017f4:	4b42      	ldr	r3, [pc, #264]	; (401900 <main+0x120>)
  4017f6:	605a      	str	r2, [r3, #4]

	// configura botao com interrupcao
	io_init();
  4017f8:	4b42      	ldr	r3, [pc, #264]	; (401904 <main+0x124>)
  4017fa:	4798      	blx	r3
	
	frequencia = 500;
  4017fc:	4b42      	ldr	r3, [pc, #264]	; (401908 <main+0x128>)
  4017fe:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  401802:	601a      	str	r2, [r3, #0]
	draw_frequency(frequencia);
  401804:	6818      	ldr	r0, [r3, #0]
  401806:	4b41      	ldr	r3, [pc, #260]	; (40190c <main+0x12c>)
  401808:	4798      	blx	r3
	
	while(1)
	{
		if (but1_flag || but3_flag || but2_flag){  // se qualquer boto for apertado, ele comea a fazer as conferncias.
			for (int i = 0; i < 10000000; i++){
				if (pio_get(BUT2_PIO, PIO_INPUT, BUT2_PIO_IDX_MASK)){
  40180a:	4e41      	ldr	r6, [pc, #260]	; (401910 <main+0x130>)
					if((!pio_get(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK)) && i >= 1000000){
  40180c:	4d41      	ldr	r5, [pc, #260]	; (401914 <main+0x134>)
						delay_ms(300);
						draw_frequency(frequencia);
						break;
					} else if ((pio_get(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK) || (!pio_get(BUT3_PIO, PIO_INPUT, BUT3_PIO_IDX_MASK)) && i < 1000000 )){
						frequencia-=100;
						delay_ms(200);
  40180e:	f8df 8134 	ldr.w	r8, [pc, #308]	; 401944 <main+0x164>
					} else if ((pio_get(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK) || (!pio_get(BUT3_PIO, PIO_INPUT, BUT3_PIO_IDX_MASK)) && i < 1000000 )){
  401812:	4f41      	ldr	r7, [pc, #260]	; (401918 <main+0x138>)
  401814:	e05f      	b.n	4018d6 <main+0xf6>
  401816:	2400      	movs	r4, #0
  401818:	e01c      	b.n	401854 <main+0x74>
  40181a:	2400      	movs	r4, #0
  40181c:	e01a      	b.n	401854 <main+0x74>
						frequencia+=100;
  40181e:	4c3a      	ldr	r4, [pc, #232]	; (401908 <main+0x128>)
  401820:	6823      	ldr	r3, [r4, #0]
  401822:	3364      	adds	r3, #100	; 0x64
  401824:	6023      	str	r3, [r4, #0]
						delay_ms(300);
  401826:	483d      	ldr	r0, [pc, #244]	; (40191c <main+0x13c>)
  401828:	4b3d      	ldr	r3, [pc, #244]	; (401920 <main+0x140>)
  40182a:	4798      	blx	r3
						draw_frequency(frequencia);
  40182c:	6820      	ldr	r0, [r4, #0]
  40182e:	4b37      	ldr	r3, [pc, #220]	; (40190c <main+0x12c>)
  401830:	4798      	blx	r3
						break;
  401832:	e042      	b.n	4018ba <main+0xda>
						draw_frequency(frequencia);
						break;
					} 
				} else{
					delay_ms(200);
  401834:	4640      	mov	r0, r8
  401836:	4b3a      	ldr	r3, [pc, #232]	; (401920 <main+0x140>)
  401838:	4798      	blx	r3
					but2_flag = 0;
  40183a:	2200      	movs	r2, #0
  40183c:	4b39      	ldr	r3, [pc, #228]	; (401924 <main+0x144>)
  40183e:	701a      	strb	r2, [r3, #0]
					pisca_led(30, frequencia);
  401840:	4b31      	ldr	r3, [pc, #196]	; (401908 <main+0x128>)
  401842:	6819      	ldr	r1, [r3, #0]
  401844:	201e      	movs	r0, #30
  401846:	4b38      	ldr	r3, [pc, #224]	; (401928 <main+0x148>)
  401848:	4798      	blx	r3
					break;
  40184a:	e036      	b.n	4018ba <main+0xda>
			for (int i = 0; i < 10000000; i++){
  40184c:	3401      	adds	r4, #1
  40184e:	4b37      	ldr	r3, [pc, #220]	; (40192c <main+0x14c>)
  401850:	429c      	cmp	r4, r3
  401852:	d032      	beq.n	4018ba <main+0xda>
				if (pio_get(BUT2_PIO, PIO_INPUT, BUT2_PIO_IDX_MASK)){
  401854:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401858:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40185c:	4630      	mov	r0, r6
  40185e:	4b34      	ldr	r3, [pc, #208]	; (401930 <main+0x150>)
  401860:	4798      	blx	r3
  401862:	2800      	cmp	r0, #0
  401864:	d0e6      	beq.n	401834 <main+0x54>
					if((!pio_get(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK)) && i >= 1000000){
  401866:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40186a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40186e:	4628      	mov	r0, r5
  401870:	4b2f      	ldr	r3, [pc, #188]	; (401930 <main+0x150>)
  401872:	4798      	blx	r3
  401874:	4b2f      	ldr	r3, [pc, #188]	; (401934 <main+0x154>)
  401876:	429c      	cmp	r4, r3
  401878:	dd01      	ble.n	40187e <main+0x9e>
  40187a:	2800      	cmp	r0, #0
  40187c:	d0cf      	beq.n	40181e <main+0x3e>
					} else if ((pio_get(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK) || (!pio_get(BUT3_PIO, PIO_INPUT, BUT3_PIO_IDX_MASK)) && i < 1000000 )){
  40187e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401882:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401886:	4628      	mov	r0, r5
  401888:	4b29      	ldr	r3, [pc, #164]	; (401930 <main+0x150>)
  40188a:	4798      	blx	r3
  40188c:	b958      	cbnz	r0, 4018a6 <main+0xc6>
  40188e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401892:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401896:	4638      	mov	r0, r7
  401898:	4b25      	ldr	r3, [pc, #148]	; (401930 <main+0x150>)
  40189a:	4798      	blx	r3
  40189c:	4b25      	ldr	r3, [pc, #148]	; (401934 <main+0x154>)
  40189e:	429c      	cmp	r4, r3
  4018a0:	dcd4      	bgt.n	40184c <main+0x6c>
  4018a2:	2800      	cmp	r0, #0
  4018a4:	d1d2      	bne.n	40184c <main+0x6c>
						frequencia-=100;
  4018a6:	4c18      	ldr	r4, [pc, #96]	; (401908 <main+0x128>)
  4018a8:	6823      	ldr	r3, [r4, #0]
  4018aa:	3b64      	subs	r3, #100	; 0x64
  4018ac:	6023      	str	r3, [r4, #0]
						delay_ms(200);
  4018ae:	4640      	mov	r0, r8
  4018b0:	4b1b      	ldr	r3, [pc, #108]	; (401920 <main+0x140>)
  4018b2:	4798      	blx	r3
						draw_frequency(frequencia);
  4018b4:	6820      	ldr	r0, [r4, #0]
  4018b6:	4b15      	ldr	r3, [pc, #84]	; (40190c <main+0x12c>)
  4018b8:	4798      	blx	r3
				}
				
			} 
			
			draw_frequency(frequencia);
  4018ba:	4b13      	ldr	r3, [pc, #76]	; (401908 <main+0x128>)
  4018bc:	6818      	ldr	r0, [r3, #0]
  4018be:	4b13      	ldr	r3, [pc, #76]	; (40190c <main+0x12c>)
  4018c0:	4798      	blx	r3
			but1_flag = 0;
  4018c2:	2300      	movs	r3, #0
  4018c4:	4a1c      	ldr	r2, [pc, #112]	; (401938 <main+0x158>)
  4018c6:	7013      	strb	r3, [r2, #0]
			but2_flag = 0;
  4018c8:	4a16      	ldr	r2, [pc, #88]	; (401924 <main+0x144>)
  4018ca:	7013      	strb	r3, [r2, #0]
			but3_flag = 0;
  4018cc:	4a1b      	ldr	r2, [pc, #108]	; (40193c <main+0x15c>)
  4018ce:	7013      	strb	r3, [r2, #0]
		
		}
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI); //utilizar somente o modo sleep mode
  4018d0:	2002      	movs	r0, #2
  4018d2:	4b1b      	ldr	r3, [pc, #108]	; (401940 <main+0x160>)
  4018d4:	4798      	blx	r3
		if (but1_flag || but3_flag || but2_flag){  // se qualquer boto for apertado, ele comea a fazer as conferncias.
  4018d6:	4b18      	ldr	r3, [pc, #96]	; (401938 <main+0x158>)
  4018d8:	781b      	ldrb	r3, [r3, #0]
  4018da:	2b00      	cmp	r3, #0
  4018dc:	d19b      	bne.n	401816 <main+0x36>
  4018de:	4b17      	ldr	r3, [pc, #92]	; (40193c <main+0x15c>)
  4018e0:	781b      	ldrb	r3, [r3, #0]
  4018e2:	2b00      	cmp	r3, #0
  4018e4:	d199      	bne.n	40181a <main+0x3a>
  4018e6:	4b0f      	ldr	r3, [pc, #60]	; (401924 <main+0x144>)
  4018e8:	781b      	ldrb	r3, [r3, #0]
  4018ea:	2b00      	cmp	r3, #0
  4018ec:	d0f0      	beq.n	4018d0 <main+0xf0>
  4018ee:	2400      	movs	r4, #0
  4018f0:	e7b0      	b.n	401854 <main+0x74>
  4018f2:	bf00      	nop
  4018f4:	00400a35 	.word	0x00400a35
  4018f8:	004009c5 	.word	0x004009c5
  4018fc:	00400661 	.word	0x00400661
  401900:	400e1850 	.word	0x400e1850
  401904:	00401681 	.word	0x00401681
  401908:	20400ca8 	.word	0x20400ca8
  40190c:	004017b1 	.word	0x004017b1
  401910:	400e1200 	.word	0x400e1200
  401914:	400e1400 	.word	0x400e1400
  401918:	400e0e00 	.word	0x400e0e00
  40191c:	00e7816d 	.word	0x00e7816d
  401920:	20400001 	.word	0x20400001
  401924:	20400cad 	.word	0x20400cad
  401928:	0040158d 	.word	0x0040158d
  40192c:	00989680 	.word	0x00989680
  401930:	00400b97 	.word	0x00400b97
  401934:	000f423f 	.word	0x000f423f
  401938:	20400ca4 	.word	0x20400ca4
  40193c:	20400cac 	.word	0x20400cac
  401940:	00401059 	.word	0x00401059
  401944:	009a5649 	.word	0x009a5649

00401948 <__aeabi_uldivmod>:
  401948:	b953      	cbnz	r3, 401960 <__aeabi_uldivmod+0x18>
  40194a:	b94a      	cbnz	r2, 401960 <__aeabi_uldivmod+0x18>
  40194c:	2900      	cmp	r1, #0
  40194e:	bf08      	it	eq
  401950:	2800      	cmpeq	r0, #0
  401952:	bf1c      	itt	ne
  401954:	f04f 31ff 	movne.w	r1, #4294967295
  401958:	f04f 30ff 	movne.w	r0, #4294967295
  40195c:	f000 b97a 	b.w	401c54 <__aeabi_idiv0>
  401960:	f1ad 0c08 	sub.w	ip, sp, #8
  401964:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401968:	f000 f806 	bl	401978 <__udivmoddi4>
  40196c:	f8dd e004 	ldr.w	lr, [sp, #4]
  401970:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401974:	b004      	add	sp, #16
  401976:	4770      	bx	lr

00401978 <__udivmoddi4>:
  401978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40197c:	468c      	mov	ip, r1
  40197e:	460d      	mov	r5, r1
  401980:	4604      	mov	r4, r0
  401982:	9e08      	ldr	r6, [sp, #32]
  401984:	2b00      	cmp	r3, #0
  401986:	d151      	bne.n	401a2c <__udivmoddi4+0xb4>
  401988:	428a      	cmp	r2, r1
  40198a:	4617      	mov	r7, r2
  40198c:	d96d      	bls.n	401a6a <__udivmoddi4+0xf2>
  40198e:	fab2 fe82 	clz	lr, r2
  401992:	f1be 0f00 	cmp.w	lr, #0
  401996:	d00b      	beq.n	4019b0 <__udivmoddi4+0x38>
  401998:	f1ce 0c20 	rsb	ip, lr, #32
  40199c:	fa01 f50e 	lsl.w	r5, r1, lr
  4019a0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4019a4:	fa02 f70e 	lsl.w	r7, r2, lr
  4019a8:	ea4c 0c05 	orr.w	ip, ip, r5
  4019ac:	fa00 f40e 	lsl.w	r4, r0, lr
  4019b0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4019b4:	0c25      	lsrs	r5, r4, #16
  4019b6:	fbbc f8fa 	udiv	r8, ip, sl
  4019ba:	fa1f f987 	uxth.w	r9, r7
  4019be:	fb0a cc18 	mls	ip, sl, r8, ip
  4019c2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4019c6:	fb08 f309 	mul.w	r3, r8, r9
  4019ca:	42ab      	cmp	r3, r5
  4019cc:	d90a      	bls.n	4019e4 <__udivmoddi4+0x6c>
  4019ce:	19ed      	adds	r5, r5, r7
  4019d0:	f108 32ff 	add.w	r2, r8, #4294967295
  4019d4:	f080 8123 	bcs.w	401c1e <__udivmoddi4+0x2a6>
  4019d8:	42ab      	cmp	r3, r5
  4019da:	f240 8120 	bls.w	401c1e <__udivmoddi4+0x2a6>
  4019de:	f1a8 0802 	sub.w	r8, r8, #2
  4019e2:	443d      	add	r5, r7
  4019e4:	1aed      	subs	r5, r5, r3
  4019e6:	b2a4      	uxth	r4, r4
  4019e8:	fbb5 f0fa 	udiv	r0, r5, sl
  4019ec:	fb0a 5510 	mls	r5, sl, r0, r5
  4019f0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4019f4:	fb00 f909 	mul.w	r9, r0, r9
  4019f8:	45a1      	cmp	r9, r4
  4019fa:	d909      	bls.n	401a10 <__udivmoddi4+0x98>
  4019fc:	19e4      	adds	r4, r4, r7
  4019fe:	f100 33ff 	add.w	r3, r0, #4294967295
  401a02:	f080 810a 	bcs.w	401c1a <__udivmoddi4+0x2a2>
  401a06:	45a1      	cmp	r9, r4
  401a08:	f240 8107 	bls.w	401c1a <__udivmoddi4+0x2a2>
  401a0c:	3802      	subs	r0, #2
  401a0e:	443c      	add	r4, r7
  401a10:	eba4 0409 	sub.w	r4, r4, r9
  401a14:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401a18:	2100      	movs	r1, #0
  401a1a:	2e00      	cmp	r6, #0
  401a1c:	d061      	beq.n	401ae2 <__udivmoddi4+0x16a>
  401a1e:	fa24 f40e 	lsr.w	r4, r4, lr
  401a22:	2300      	movs	r3, #0
  401a24:	6034      	str	r4, [r6, #0]
  401a26:	6073      	str	r3, [r6, #4]
  401a28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401a2c:	428b      	cmp	r3, r1
  401a2e:	d907      	bls.n	401a40 <__udivmoddi4+0xc8>
  401a30:	2e00      	cmp	r6, #0
  401a32:	d054      	beq.n	401ade <__udivmoddi4+0x166>
  401a34:	2100      	movs	r1, #0
  401a36:	e886 0021 	stmia.w	r6, {r0, r5}
  401a3a:	4608      	mov	r0, r1
  401a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401a40:	fab3 f183 	clz	r1, r3
  401a44:	2900      	cmp	r1, #0
  401a46:	f040 808e 	bne.w	401b66 <__udivmoddi4+0x1ee>
  401a4a:	42ab      	cmp	r3, r5
  401a4c:	d302      	bcc.n	401a54 <__udivmoddi4+0xdc>
  401a4e:	4282      	cmp	r2, r0
  401a50:	f200 80fa 	bhi.w	401c48 <__udivmoddi4+0x2d0>
  401a54:	1a84      	subs	r4, r0, r2
  401a56:	eb65 0503 	sbc.w	r5, r5, r3
  401a5a:	2001      	movs	r0, #1
  401a5c:	46ac      	mov	ip, r5
  401a5e:	2e00      	cmp	r6, #0
  401a60:	d03f      	beq.n	401ae2 <__udivmoddi4+0x16a>
  401a62:	e886 1010 	stmia.w	r6, {r4, ip}
  401a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401a6a:	b912      	cbnz	r2, 401a72 <__udivmoddi4+0xfa>
  401a6c:	2701      	movs	r7, #1
  401a6e:	fbb7 f7f2 	udiv	r7, r7, r2
  401a72:	fab7 fe87 	clz	lr, r7
  401a76:	f1be 0f00 	cmp.w	lr, #0
  401a7a:	d134      	bne.n	401ae6 <__udivmoddi4+0x16e>
  401a7c:	1beb      	subs	r3, r5, r7
  401a7e:	0c3a      	lsrs	r2, r7, #16
  401a80:	fa1f fc87 	uxth.w	ip, r7
  401a84:	2101      	movs	r1, #1
  401a86:	fbb3 f8f2 	udiv	r8, r3, r2
  401a8a:	0c25      	lsrs	r5, r4, #16
  401a8c:	fb02 3318 	mls	r3, r2, r8, r3
  401a90:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401a94:	fb0c f308 	mul.w	r3, ip, r8
  401a98:	42ab      	cmp	r3, r5
  401a9a:	d907      	bls.n	401aac <__udivmoddi4+0x134>
  401a9c:	19ed      	adds	r5, r5, r7
  401a9e:	f108 30ff 	add.w	r0, r8, #4294967295
  401aa2:	d202      	bcs.n	401aaa <__udivmoddi4+0x132>
  401aa4:	42ab      	cmp	r3, r5
  401aa6:	f200 80d1 	bhi.w	401c4c <__udivmoddi4+0x2d4>
  401aaa:	4680      	mov	r8, r0
  401aac:	1aed      	subs	r5, r5, r3
  401aae:	b2a3      	uxth	r3, r4
  401ab0:	fbb5 f0f2 	udiv	r0, r5, r2
  401ab4:	fb02 5510 	mls	r5, r2, r0, r5
  401ab8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401abc:	fb0c fc00 	mul.w	ip, ip, r0
  401ac0:	45a4      	cmp	ip, r4
  401ac2:	d907      	bls.n	401ad4 <__udivmoddi4+0x15c>
  401ac4:	19e4      	adds	r4, r4, r7
  401ac6:	f100 33ff 	add.w	r3, r0, #4294967295
  401aca:	d202      	bcs.n	401ad2 <__udivmoddi4+0x15a>
  401acc:	45a4      	cmp	ip, r4
  401ace:	f200 80b8 	bhi.w	401c42 <__udivmoddi4+0x2ca>
  401ad2:	4618      	mov	r0, r3
  401ad4:	eba4 040c 	sub.w	r4, r4, ip
  401ad8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401adc:	e79d      	b.n	401a1a <__udivmoddi4+0xa2>
  401ade:	4631      	mov	r1, r6
  401ae0:	4630      	mov	r0, r6
  401ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ae6:	f1ce 0420 	rsb	r4, lr, #32
  401aea:	fa05 f30e 	lsl.w	r3, r5, lr
  401aee:	fa07 f70e 	lsl.w	r7, r7, lr
  401af2:	fa20 f804 	lsr.w	r8, r0, r4
  401af6:	0c3a      	lsrs	r2, r7, #16
  401af8:	fa25 f404 	lsr.w	r4, r5, r4
  401afc:	ea48 0803 	orr.w	r8, r8, r3
  401b00:	fbb4 f1f2 	udiv	r1, r4, r2
  401b04:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401b08:	fb02 4411 	mls	r4, r2, r1, r4
  401b0c:	fa1f fc87 	uxth.w	ip, r7
  401b10:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401b14:	fb01 f30c 	mul.w	r3, r1, ip
  401b18:	42ab      	cmp	r3, r5
  401b1a:	fa00 f40e 	lsl.w	r4, r0, lr
  401b1e:	d909      	bls.n	401b34 <__udivmoddi4+0x1bc>
  401b20:	19ed      	adds	r5, r5, r7
  401b22:	f101 30ff 	add.w	r0, r1, #4294967295
  401b26:	f080 808a 	bcs.w	401c3e <__udivmoddi4+0x2c6>
  401b2a:	42ab      	cmp	r3, r5
  401b2c:	f240 8087 	bls.w	401c3e <__udivmoddi4+0x2c6>
  401b30:	3902      	subs	r1, #2
  401b32:	443d      	add	r5, r7
  401b34:	1aeb      	subs	r3, r5, r3
  401b36:	fa1f f588 	uxth.w	r5, r8
  401b3a:	fbb3 f0f2 	udiv	r0, r3, r2
  401b3e:	fb02 3310 	mls	r3, r2, r0, r3
  401b42:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401b46:	fb00 f30c 	mul.w	r3, r0, ip
  401b4a:	42ab      	cmp	r3, r5
  401b4c:	d907      	bls.n	401b5e <__udivmoddi4+0x1e6>
  401b4e:	19ed      	adds	r5, r5, r7
  401b50:	f100 38ff 	add.w	r8, r0, #4294967295
  401b54:	d26f      	bcs.n	401c36 <__udivmoddi4+0x2be>
  401b56:	42ab      	cmp	r3, r5
  401b58:	d96d      	bls.n	401c36 <__udivmoddi4+0x2be>
  401b5a:	3802      	subs	r0, #2
  401b5c:	443d      	add	r5, r7
  401b5e:	1aeb      	subs	r3, r5, r3
  401b60:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401b64:	e78f      	b.n	401a86 <__udivmoddi4+0x10e>
  401b66:	f1c1 0720 	rsb	r7, r1, #32
  401b6a:	fa22 f807 	lsr.w	r8, r2, r7
  401b6e:	408b      	lsls	r3, r1
  401b70:	fa05 f401 	lsl.w	r4, r5, r1
  401b74:	ea48 0303 	orr.w	r3, r8, r3
  401b78:	fa20 fe07 	lsr.w	lr, r0, r7
  401b7c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401b80:	40fd      	lsrs	r5, r7
  401b82:	ea4e 0e04 	orr.w	lr, lr, r4
  401b86:	fbb5 f9fc 	udiv	r9, r5, ip
  401b8a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401b8e:	fb0c 5519 	mls	r5, ip, r9, r5
  401b92:	fa1f f883 	uxth.w	r8, r3
  401b96:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401b9a:	fb09 f408 	mul.w	r4, r9, r8
  401b9e:	42ac      	cmp	r4, r5
  401ba0:	fa02 f201 	lsl.w	r2, r2, r1
  401ba4:	fa00 fa01 	lsl.w	sl, r0, r1
  401ba8:	d908      	bls.n	401bbc <__udivmoddi4+0x244>
  401baa:	18ed      	adds	r5, r5, r3
  401bac:	f109 30ff 	add.w	r0, r9, #4294967295
  401bb0:	d243      	bcs.n	401c3a <__udivmoddi4+0x2c2>
  401bb2:	42ac      	cmp	r4, r5
  401bb4:	d941      	bls.n	401c3a <__udivmoddi4+0x2c2>
  401bb6:	f1a9 0902 	sub.w	r9, r9, #2
  401bba:	441d      	add	r5, r3
  401bbc:	1b2d      	subs	r5, r5, r4
  401bbe:	fa1f fe8e 	uxth.w	lr, lr
  401bc2:	fbb5 f0fc 	udiv	r0, r5, ip
  401bc6:	fb0c 5510 	mls	r5, ip, r0, r5
  401bca:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401bce:	fb00 f808 	mul.w	r8, r0, r8
  401bd2:	45a0      	cmp	r8, r4
  401bd4:	d907      	bls.n	401be6 <__udivmoddi4+0x26e>
  401bd6:	18e4      	adds	r4, r4, r3
  401bd8:	f100 35ff 	add.w	r5, r0, #4294967295
  401bdc:	d229      	bcs.n	401c32 <__udivmoddi4+0x2ba>
  401bde:	45a0      	cmp	r8, r4
  401be0:	d927      	bls.n	401c32 <__udivmoddi4+0x2ba>
  401be2:	3802      	subs	r0, #2
  401be4:	441c      	add	r4, r3
  401be6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401bea:	eba4 0408 	sub.w	r4, r4, r8
  401bee:	fba0 8902 	umull	r8, r9, r0, r2
  401bf2:	454c      	cmp	r4, r9
  401bf4:	46c6      	mov	lr, r8
  401bf6:	464d      	mov	r5, r9
  401bf8:	d315      	bcc.n	401c26 <__udivmoddi4+0x2ae>
  401bfa:	d012      	beq.n	401c22 <__udivmoddi4+0x2aa>
  401bfc:	b156      	cbz	r6, 401c14 <__udivmoddi4+0x29c>
  401bfe:	ebba 030e 	subs.w	r3, sl, lr
  401c02:	eb64 0405 	sbc.w	r4, r4, r5
  401c06:	fa04 f707 	lsl.w	r7, r4, r7
  401c0a:	40cb      	lsrs	r3, r1
  401c0c:	431f      	orrs	r7, r3
  401c0e:	40cc      	lsrs	r4, r1
  401c10:	6037      	str	r7, [r6, #0]
  401c12:	6074      	str	r4, [r6, #4]
  401c14:	2100      	movs	r1, #0
  401c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401c1a:	4618      	mov	r0, r3
  401c1c:	e6f8      	b.n	401a10 <__udivmoddi4+0x98>
  401c1e:	4690      	mov	r8, r2
  401c20:	e6e0      	b.n	4019e4 <__udivmoddi4+0x6c>
  401c22:	45c2      	cmp	sl, r8
  401c24:	d2ea      	bcs.n	401bfc <__udivmoddi4+0x284>
  401c26:	ebb8 0e02 	subs.w	lr, r8, r2
  401c2a:	eb69 0503 	sbc.w	r5, r9, r3
  401c2e:	3801      	subs	r0, #1
  401c30:	e7e4      	b.n	401bfc <__udivmoddi4+0x284>
  401c32:	4628      	mov	r0, r5
  401c34:	e7d7      	b.n	401be6 <__udivmoddi4+0x26e>
  401c36:	4640      	mov	r0, r8
  401c38:	e791      	b.n	401b5e <__udivmoddi4+0x1e6>
  401c3a:	4681      	mov	r9, r0
  401c3c:	e7be      	b.n	401bbc <__udivmoddi4+0x244>
  401c3e:	4601      	mov	r1, r0
  401c40:	e778      	b.n	401b34 <__udivmoddi4+0x1bc>
  401c42:	3802      	subs	r0, #2
  401c44:	443c      	add	r4, r7
  401c46:	e745      	b.n	401ad4 <__udivmoddi4+0x15c>
  401c48:	4608      	mov	r0, r1
  401c4a:	e708      	b.n	401a5e <__udivmoddi4+0xe6>
  401c4c:	f1a8 0802 	sub.w	r8, r8, #2
  401c50:	443d      	add	r5, r7
  401c52:	e72b      	b.n	401aac <__udivmoddi4+0x134>

00401c54 <__aeabi_idiv0>:
  401c54:	4770      	bx	lr
  401c56:	bf00      	nop

00401c58 <__libc_init_array>:
  401c58:	b570      	push	{r4, r5, r6, lr}
  401c5a:	4e0f      	ldr	r6, [pc, #60]	; (401c98 <__libc_init_array+0x40>)
  401c5c:	4d0f      	ldr	r5, [pc, #60]	; (401c9c <__libc_init_array+0x44>)
  401c5e:	1b76      	subs	r6, r6, r5
  401c60:	10b6      	asrs	r6, r6, #2
  401c62:	bf18      	it	ne
  401c64:	2400      	movne	r4, #0
  401c66:	d005      	beq.n	401c74 <__libc_init_array+0x1c>
  401c68:	3401      	adds	r4, #1
  401c6a:	f855 3b04 	ldr.w	r3, [r5], #4
  401c6e:	4798      	blx	r3
  401c70:	42a6      	cmp	r6, r4
  401c72:	d1f9      	bne.n	401c68 <__libc_init_array+0x10>
  401c74:	4e0a      	ldr	r6, [pc, #40]	; (401ca0 <__libc_init_array+0x48>)
  401c76:	4d0b      	ldr	r5, [pc, #44]	; (401ca4 <__libc_init_array+0x4c>)
  401c78:	1b76      	subs	r6, r6, r5
  401c7a:	f005 f961 	bl	406f40 <_init>
  401c7e:	10b6      	asrs	r6, r6, #2
  401c80:	bf18      	it	ne
  401c82:	2400      	movne	r4, #0
  401c84:	d006      	beq.n	401c94 <__libc_init_array+0x3c>
  401c86:	3401      	adds	r4, #1
  401c88:	f855 3b04 	ldr.w	r3, [r5], #4
  401c8c:	4798      	blx	r3
  401c8e:	42a6      	cmp	r6, r4
  401c90:	d1f9      	bne.n	401c86 <__libc_init_array+0x2e>
  401c92:	bd70      	pop	{r4, r5, r6, pc}
  401c94:	bd70      	pop	{r4, r5, r6, pc}
  401c96:	bf00      	nop
  401c98:	00406f4c 	.word	0x00406f4c
  401c9c:	00406f4c 	.word	0x00406f4c
  401ca0:	00406f54 	.word	0x00406f54
  401ca4:	00406f4c 	.word	0x00406f4c

00401ca8 <memset>:
  401ca8:	b470      	push	{r4, r5, r6}
  401caa:	0786      	lsls	r6, r0, #30
  401cac:	d046      	beq.n	401d3c <memset+0x94>
  401cae:	1e54      	subs	r4, r2, #1
  401cb0:	2a00      	cmp	r2, #0
  401cb2:	d041      	beq.n	401d38 <memset+0x90>
  401cb4:	b2ca      	uxtb	r2, r1
  401cb6:	4603      	mov	r3, r0
  401cb8:	e002      	b.n	401cc0 <memset+0x18>
  401cba:	f114 34ff 	adds.w	r4, r4, #4294967295
  401cbe:	d33b      	bcc.n	401d38 <memset+0x90>
  401cc0:	f803 2b01 	strb.w	r2, [r3], #1
  401cc4:	079d      	lsls	r5, r3, #30
  401cc6:	d1f8      	bne.n	401cba <memset+0x12>
  401cc8:	2c03      	cmp	r4, #3
  401cca:	d92e      	bls.n	401d2a <memset+0x82>
  401ccc:	b2cd      	uxtb	r5, r1
  401cce:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401cd2:	2c0f      	cmp	r4, #15
  401cd4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401cd8:	d919      	bls.n	401d0e <memset+0x66>
  401cda:	f103 0210 	add.w	r2, r3, #16
  401cde:	4626      	mov	r6, r4
  401ce0:	3e10      	subs	r6, #16
  401ce2:	2e0f      	cmp	r6, #15
  401ce4:	f842 5c10 	str.w	r5, [r2, #-16]
  401ce8:	f842 5c0c 	str.w	r5, [r2, #-12]
  401cec:	f842 5c08 	str.w	r5, [r2, #-8]
  401cf0:	f842 5c04 	str.w	r5, [r2, #-4]
  401cf4:	f102 0210 	add.w	r2, r2, #16
  401cf8:	d8f2      	bhi.n	401ce0 <memset+0x38>
  401cfa:	f1a4 0210 	sub.w	r2, r4, #16
  401cfe:	f022 020f 	bic.w	r2, r2, #15
  401d02:	f004 040f 	and.w	r4, r4, #15
  401d06:	3210      	adds	r2, #16
  401d08:	2c03      	cmp	r4, #3
  401d0a:	4413      	add	r3, r2
  401d0c:	d90d      	bls.n	401d2a <memset+0x82>
  401d0e:	461e      	mov	r6, r3
  401d10:	4622      	mov	r2, r4
  401d12:	3a04      	subs	r2, #4
  401d14:	2a03      	cmp	r2, #3
  401d16:	f846 5b04 	str.w	r5, [r6], #4
  401d1a:	d8fa      	bhi.n	401d12 <memset+0x6a>
  401d1c:	1f22      	subs	r2, r4, #4
  401d1e:	f022 0203 	bic.w	r2, r2, #3
  401d22:	3204      	adds	r2, #4
  401d24:	4413      	add	r3, r2
  401d26:	f004 0403 	and.w	r4, r4, #3
  401d2a:	b12c      	cbz	r4, 401d38 <memset+0x90>
  401d2c:	b2c9      	uxtb	r1, r1
  401d2e:	441c      	add	r4, r3
  401d30:	f803 1b01 	strb.w	r1, [r3], #1
  401d34:	429c      	cmp	r4, r3
  401d36:	d1fb      	bne.n	401d30 <memset+0x88>
  401d38:	bc70      	pop	{r4, r5, r6}
  401d3a:	4770      	bx	lr
  401d3c:	4614      	mov	r4, r2
  401d3e:	4603      	mov	r3, r0
  401d40:	e7c2      	b.n	401cc8 <memset+0x20>
  401d42:	bf00      	nop

00401d44 <sprintf>:
  401d44:	b40e      	push	{r1, r2, r3}
  401d46:	b5f0      	push	{r4, r5, r6, r7, lr}
  401d48:	b09c      	sub	sp, #112	; 0x70
  401d4a:	ab21      	add	r3, sp, #132	; 0x84
  401d4c:	490f      	ldr	r1, [pc, #60]	; (401d8c <sprintf+0x48>)
  401d4e:	f853 2b04 	ldr.w	r2, [r3], #4
  401d52:	9301      	str	r3, [sp, #4]
  401d54:	4605      	mov	r5, r0
  401d56:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401d5a:	6808      	ldr	r0, [r1, #0]
  401d5c:	9502      	str	r5, [sp, #8]
  401d5e:	f44f 7702 	mov.w	r7, #520	; 0x208
  401d62:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401d66:	a902      	add	r1, sp, #8
  401d68:	9506      	str	r5, [sp, #24]
  401d6a:	f8ad 7014 	strh.w	r7, [sp, #20]
  401d6e:	9404      	str	r4, [sp, #16]
  401d70:	9407      	str	r4, [sp, #28]
  401d72:	f8ad 6016 	strh.w	r6, [sp, #22]
  401d76:	f000 f80b 	bl	401d90 <_svfprintf_r>
  401d7a:	9b02      	ldr	r3, [sp, #8]
  401d7c:	2200      	movs	r2, #0
  401d7e:	701a      	strb	r2, [r3, #0]
  401d80:	b01c      	add	sp, #112	; 0x70
  401d82:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401d86:	b003      	add	sp, #12
  401d88:	4770      	bx	lr
  401d8a:	bf00      	nop
  401d8c:	20400020 	.word	0x20400020

00401d90 <_svfprintf_r>:
  401d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401d94:	b0c3      	sub	sp, #268	; 0x10c
  401d96:	460c      	mov	r4, r1
  401d98:	910b      	str	r1, [sp, #44]	; 0x2c
  401d9a:	4692      	mov	sl, r2
  401d9c:	930f      	str	r3, [sp, #60]	; 0x3c
  401d9e:	900c      	str	r0, [sp, #48]	; 0x30
  401da0:	f002 fa0e 	bl	4041c0 <_localeconv_r>
  401da4:	6803      	ldr	r3, [r0, #0]
  401da6:	931a      	str	r3, [sp, #104]	; 0x68
  401da8:	4618      	mov	r0, r3
  401daa:	f003 f8e9 	bl	404f80 <strlen>
  401dae:	89a3      	ldrh	r3, [r4, #12]
  401db0:	9019      	str	r0, [sp, #100]	; 0x64
  401db2:	0619      	lsls	r1, r3, #24
  401db4:	d503      	bpl.n	401dbe <_svfprintf_r+0x2e>
  401db6:	6923      	ldr	r3, [r4, #16]
  401db8:	2b00      	cmp	r3, #0
  401dba:	f001 8003 	beq.w	402dc4 <_svfprintf_r+0x1034>
  401dbe:	2300      	movs	r3, #0
  401dc0:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401dc4:	9313      	str	r3, [sp, #76]	; 0x4c
  401dc6:	9315      	str	r3, [sp, #84]	; 0x54
  401dc8:	9314      	str	r3, [sp, #80]	; 0x50
  401dca:	9327      	str	r3, [sp, #156]	; 0x9c
  401dcc:	9326      	str	r3, [sp, #152]	; 0x98
  401dce:	9318      	str	r3, [sp, #96]	; 0x60
  401dd0:	931b      	str	r3, [sp, #108]	; 0x6c
  401dd2:	9309      	str	r3, [sp, #36]	; 0x24
  401dd4:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401dd8:	46c8      	mov	r8, r9
  401dda:	9316      	str	r3, [sp, #88]	; 0x58
  401ddc:	9317      	str	r3, [sp, #92]	; 0x5c
  401dde:	f89a 3000 	ldrb.w	r3, [sl]
  401de2:	4654      	mov	r4, sl
  401de4:	b1e3      	cbz	r3, 401e20 <_svfprintf_r+0x90>
  401de6:	2b25      	cmp	r3, #37	; 0x25
  401de8:	d102      	bne.n	401df0 <_svfprintf_r+0x60>
  401dea:	e019      	b.n	401e20 <_svfprintf_r+0x90>
  401dec:	2b25      	cmp	r3, #37	; 0x25
  401dee:	d003      	beq.n	401df8 <_svfprintf_r+0x68>
  401df0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401df4:	2b00      	cmp	r3, #0
  401df6:	d1f9      	bne.n	401dec <_svfprintf_r+0x5c>
  401df8:	eba4 050a 	sub.w	r5, r4, sl
  401dfc:	b185      	cbz	r5, 401e20 <_svfprintf_r+0x90>
  401dfe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e00:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401e02:	f8c8 a000 	str.w	sl, [r8]
  401e06:	3301      	adds	r3, #1
  401e08:	442a      	add	r2, r5
  401e0a:	2b07      	cmp	r3, #7
  401e0c:	f8c8 5004 	str.w	r5, [r8, #4]
  401e10:	9227      	str	r2, [sp, #156]	; 0x9c
  401e12:	9326      	str	r3, [sp, #152]	; 0x98
  401e14:	dc7f      	bgt.n	401f16 <_svfprintf_r+0x186>
  401e16:	f108 0808 	add.w	r8, r8, #8
  401e1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401e1c:	442b      	add	r3, r5
  401e1e:	9309      	str	r3, [sp, #36]	; 0x24
  401e20:	7823      	ldrb	r3, [r4, #0]
  401e22:	2b00      	cmp	r3, #0
  401e24:	d07f      	beq.n	401f26 <_svfprintf_r+0x196>
  401e26:	2300      	movs	r3, #0
  401e28:	461a      	mov	r2, r3
  401e2a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401e2e:	4619      	mov	r1, r3
  401e30:	930d      	str	r3, [sp, #52]	; 0x34
  401e32:	469b      	mov	fp, r3
  401e34:	f04f 30ff 	mov.w	r0, #4294967295
  401e38:	7863      	ldrb	r3, [r4, #1]
  401e3a:	900a      	str	r0, [sp, #40]	; 0x28
  401e3c:	f104 0a01 	add.w	sl, r4, #1
  401e40:	f10a 0a01 	add.w	sl, sl, #1
  401e44:	f1a3 0020 	sub.w	r0, r3, #32
  401e48:	2858      	cmp	r0, #88	; 0x58
  401e4a:	f200 83c1 	bhi.w	4025d0 <_svfprintf_r+0x840>
  401e4e:	e8df f010 	tbh	[pc, r0, lsl #1]
  401e52:	0238      	.short	0x0238
  401e54:	03bf03bf 	.word	0x03bf03bf
  401e58:	03bf0240 	.word	0x03bf0240
  401e5c:	03bf03bf 	.word	0x03bf03bf
  401e60:	03bf03bf 	.word	0x03bf03bf
  401e64:	024503bf 	.word	0x024503bf
  401e68:	03bf0203 	.word	0x03bf0203
  401e6c:	026b005d 	.word	0x026b005d
  401e70:	028603bf 	.word	0x028603bf
  401e74:	039d039d 	.word	0x039d039d
  401e78:	039d039d 	.word	0x039d039d
  401e7c:	039d039d 	.word	0x039d039d
  401e80:	039d039d 	.word	0x039d039d
  401e84:	03bf039d 	.word	0x03bf039d
  401e88:	03bf03bf 	.word	0x03bf03bf
  401e8c:	03bf03bf 	.word	0x03bf03bf
  401e90:	03bf03bf 	.word	0x03bf03bf
  401e94:	03bf03bf 	.word	0x03bf03bf
  401e98:	033703bf 	.word	0x033703bf
  401e9c:	03bf0357 	.word	0x03bf0357
  401ea0:	03bf0357 	.word	0x03bf0357
  401ea4:	03bf03bf 	.word	0x03bf03bf
  401ea8:	039803bf 	.word	0x039803bf
  401eac:	03bf03bf 	.word	0x03bf03bf
  401eb0:	03bf03ad 	.word	0x03bf03ad
  401eb4:	03bf03bf 	.word	0x03bf03bf
  401eb8:	03bf03bf 	.word	0x03bf03bf
  401ebc:	03bf0259 	.word	0x03bf0259
  401ec0:	031e03bf 	.word	0x031e03bf
  401ec4:	03bf03bf 	.word	0x03bf03bf
  401ec8:	03bf03bf 	.word	0x03bf03bf
  401ecc:	03bf03bf 	.word	0x03bf03bf
  401ed0:	03bf03bf 	.word	0x03bf03bf
  401ed4:	03bf03bf 	.word	0x03bf03bf
  401ed8:	02db02c6 	.word	0x02db02c6
  401edc:	03570357 	.word	0x03570357
  401ee0:	028b0357 	.word	0x028b0357
  401ee4:	03bf02db 	.word	0x03bf02db
  401ee8:	029003bf 	.word	0x029003bf
  401eec:	029d03bf 	.word	0x029d03bf
  401ef0:	02b401cc 	.word	0x02b401cc
  401ef4:	03bf0208 	.word	0x03bf0208
  401ef8:	03bf01e1 	.word	0x03bf01e1
  401efc:	03bf007e 	.word	0x03bf007e
  401f00:	020d03bf 	.word	0x020d03bf
  401f04:	980d      	ldr	r0, [sp, #52]	; 0x34
  401f06:	930f      	str	r3, [sp, #60]	; 0x3c
  401f08:	4240      	negs	r0, r0
  401f0a:	900d      	str	r0, [sp, #52]	; 0x34
  401f0c:	f04b 0b04 	orr.w	fp, fp, #4
  401f10:	f89a 3000 	ldrb.w	r3, [sl]
  401f14:	e794      	b.n	401e40 <_svfprintf_r+0xb0>
  401f16:	aa25      	add	r2, sp, #148	; 0x94
  401f18:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f1c:	f003 f89e 	bl	40505c <__ssprint_r>
  401f20:	b940      	cbnz	r0, 401f34 <_svfprintf_r+0x1a4>
  401f22:	46c8      	mov	r8, r9
  401f24:	e779      	b.n	401e1a <_svfprintf_r+0x8a>
  401f26:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401f28:	b123      	cbz	r3, 401f34 <_svfprintf_r+0x1a4>
  401f2a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f2e:	aa25      	add	r2, sp, #148	; 0x94
  401f30:	f003 f894 	bl	40505c <__ssprint_r>
  401f34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401f36:	899b      	ldrh	r3, [r3, #12]
  401f38:	f013 0f40 	tst.w	r3, #64	; 0x40
  401f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401f3e:	bf18      	it	ne
  401f40:	f04f 33ff 	movne.w	r3, #4294967295
  401f44:	9309      	str	r3, [sp, #36]	; 0x24
  401f46:	9809      	ldr	r0, [sp, #36]	; 0x24
  401f48:	b043      	add	sp, #268	; 0x10c
  401f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f4e:	f01b 0f20 	tst.w	fp, #32
  401f52:	9311      	str	r3, [sp, #68]	; 0x44
  401f54:	f040 81dd 	bne.w	402312 <_svfprintf_r+0x582>
  401f58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f5a:	f01b 0f10 	tst.w	fp, #16
  401f5e:	4613      	mov	r3, r2
  401f60:	f040 856e 	bne.w	402a40 <_svfprintf_r+0xcb0>
  401f64:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401f68:	f000 856a 	beq.w	402a40 <_svfprintf_r+0xcb0>
  401f6c:	8814      	ldrh	r4, [r2, #0]
  401f6e:	3204      	adds	r2, #4
  401f70:	2500      	movs	r5, #0
  401f72:	2301      	movs	r3, #1
  401f74:	920f      	str	r2, [sp, #60]	; 0x3c
  401f76:	2700      	movs	r7, #0
  401f78:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401f7c:	990a      	ldr	r1, [sp, #40]	; 0x28
  401f7e:	1c4a      	adds	r2, r1, #1
  401f80:	f000 8265 	beq.w	40244e <_svfprintf_r+0x6be>
  401f84:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401f88:	9207      	str	r2, [sp, #28]
  401f8a:	ea54 0205 	orrs.w	r2, r4, r5
  401f8e:	f040 8264 	bne.w	40245a <_svfprintf_r+0x6ca>
  401f92:	2900      	cmp	r1, #0
  401f94:	f040 843c 	bne.w	402810 <_svfprintf_r+0xa80>
  401f98:	2b00      	cmp	r3, #0
  401f9a:	f040 84d7 	bne.w	40294c <_svfprintf_r+0xbbc>
  401f9e:	f01b 0301 	ands.w	r3, fp, #1
  401fa2:	930e      	str	r3, [sp, #56]	; 0x38
  401fa4:	f000 8604 	beq.w	402bb0 <_svfprintf_r+0xe20>
  401fa8:	ae42      	add	r6, sp, #264	; 0x108
  401faa:	2330      	movs	r3, #48	; 0x30
  401fac:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401fb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401fb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401fb4:	4293      	cmp	r3, r2
  401fb6:	bfb8      	it	lt
  401fb8:	4613      	movlt	r3, r2
  401fba:	9308      	str	r3, [sp, #32]
  401fbc:	2300      	movs	r3, #0
  401fbe:	9312      	str	r3, [sp, #72]	; 0x48
  401fc0:	b117      	cbz	r7, 401fc8 <_svfprintf_r+0x238>
  401fc2:	9b08      	ldr	r3, [sp, #32]
  401fc4:	3301      	adds	r3, #1
  401fc6:	9308      	str	r3, [sp, #32]
  401fc8:	9b07      	ldr	r3, [sp, #28]
  401fca:	f013 0302 	ands.w	r3, r3, #2
  401fce:	9310      	str	r3, [sp, #64]	; 0x40
  401fd0:	d002      	beq.n	401fd8 <_svfprintf_r+0x248>
  401fd2:	9b08      	ldr	r3, [sp, #32]
  401fd4:	3302      	adds	r3, #2
  401fd6:	9308      	str	r3, [sp, #32]
  401fd8:	9b07      	ldr	r3, [sp, #28]
  401fda:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  401fde:	f040 830e 	bne.w	4025fe <_svfprintf_r+0x86e>
  401fe2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401fe4:	9a08      	ldr	r2, [sp, #32]
  401fe6:	eba3 0b02 	sub.w	fp, r3, r2
  401fea:	f1bb 0f00 	cmp.w	fp, #0
  401fee:	f340 8306 	ble.w	4025fe <_svfprintf_r+0x86e>
  401ff2:	f1bb 0f10 	cmp.w	fp, #16
  401ff6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401ff8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401ffa:	dd29      	ble.n	402050 <_svfprintf_r+0x2c0>
  401ffc:	4643      	mov	r3, r8
  401ffe:	4621      	mov	r1, r4
  402000:	46a8      	mov	r8, r5
  402002:	2710      	movs	r7, #16
  402004:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402006:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402008:	e006      	b.n	402018 <_svfprintf_r+0x288>
  40200a:	f1ab 0b10 	sub.w	fp, fp, #16
  40200e:	f1bb 0f10 	cmp.w	fp, #16
  402012:	f103 0308 	add.w	r3, r3, #8
  402016:	dd18      	ble.n	40204a <_svfprintf_r+0x2ba>
  402018:	3201      	adds	r2, #1
  40201a:	48b7      	ldr	r0, [pc, #732]	; (4022f8 <_svfprintf_r+0x568>)
  40201c:	9226      	str	r2, [sp, #152]	; 0x98
  40201e:	3110      	adds	r1, #16
  402020:	2a07      	cmp	r2, #7
  402022:	9127      	str	r1, [sp, #156]	; 0x9c
  402024:	e883 0081 	stmia.w	r3, {r0, r7}
  402028:	ddef      	ble.n	40200a <_svfprintf_r+0x27a>
  40202a:	aa25      	add	r2, sp, #148	; 0x94
  40202c:	4629      	mov	r1, r5
  40202e:	4620      	mov	r0, r4
  402030:	f003 f814 	bl	40505c <__ssprint_r>
  402034:	2800      	cmp	r0, #0
  402036:	f47f af7d 	bne.w	401f34 <_svfprintf_r+0x1a4>
  40203a:	f1ab 0b10 	sub.w	fp, fp, #16
  40203e:	f1bb 0f10 	cmp.w	fp, #16
  402042:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402044:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402046:	464b      	mov	r3, r9
  402048:	dce6      	bgt.n	402018 <_svfprintf_r+0x288>
  40204a:	4645      	mov	r5, r8
  40204c:	460c      	mov	r4, r1
  40204e:	4698      	mov	r8, r3
  402050:	3201      	adds	r2, #1
  402052:	4ba9      	ldr	r3, [pc, #676]	; (4022f8 <_svfprintf_r+0x568>)
  402054:	9226      	str	r2, [sp, #152]	; 0x98
  402056:	445c      	add	r4, fp
  402058:	2a07      	cmp	r2, #7
  40205a:	9427      	str	r4, [sp, #156]	; 0x9c
  40205c:	e888 0808 	stmia.w	r8, {r3, fp}
  402060:	f300 8498 	bgt.w	402994 <_svfprintf_r+0xc04>
  402064:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402068:	f108 0808 	add.w	r8, r8, #8
  40206c:	b177      	cbz	r7, 40208c <_svfprintf_r+0x2fc>
  40206e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402070:	3301      	adds	r3, #1
  402072:	3401      	adds	r4, #1
  402074:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402078:	2201      	movs	r2, #1
  40207a:	2b07      	cmp	r3, #7
  40207c:	9427      	str	r4, [sp, #156]	; 0x9c
  40207e:	9326      	str	r3, [sp, #152]	; 0x98
  402080:	e888 0006 	stmia.w	r8, {r1, r2}
  402084:	f300 83db 	bgt.w	40283e <_svfprintf_r+0xaae>
  402088:	f108 0808 	add.w	r8, r8, #8
  40208c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40208e:	b16b      	cbz	r3, 4020ac <_svfprintf_r+0x31c>
  402090:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402092:	3301      	adds	r3, #1
  402094:	3402      	adds	r4, #2
  402096:	a91e      	add	r1, sp, #120	; 0x78
  402098:	2202      	movs	r2, #2
  40209a:	2b07      	cmp	r3, #7
  40209c:	9427      	str	r4, [sp, #156]	; 0x9c
  40209e:	9326      	str	r3, [sp, #152]	; 0x98
  4020a0:	e888 0006 	stmia.w	r8, {r1, r2}
  4020a4:	f300 83d6 	bgt.w	402854 <_svfprintf_r+0xac4>
  4020a8:	f108 0808 	add.w	r8, r8, #8
  4020ac:	2d80      	cmp	r5, #128	; 0x80
  4020ae:	f000 8315 	beq.w	4026dc <_svfprintf_r+0x94c>
  4020b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4020b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4020b6:	1a9f      	subs	r7, r3, r2
  4020b8:	2f00      	cmp	r7, #0
  4020ba:	dd36      	ble.n	40212a <_svfprintf_r+0x39a>
  4020bc:	2f10      	cmp	r7, #16
  4020be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020c0:	4d8e      	ldr	r5, [pc, #568]	; (4022fc <_svfprintf_r+0x56c>)
  4020c2:	dd27      	ble.n	402114 <_svfprintf_r+0x384>
  4020c4:	4642      	mov	r2, r8
  4020c6:	4621      	mov	r1, r4
  4020c8:	46b0      	mov	r8, r6
  4020ca:	f04f 0b10 	mov.w	fp, #16
  4020ce:	462e      	mov	r6, r5
  4020d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4020d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4020d4:	e004      	b.n	4020e0 <_svfprintf_r+0x350>
  4020d6:	3f10      	subs	r7, #16
  4020d8:	2f10      	cmp	r7, #16
  4020da:	f102 0208 	add.w	r2, r2, #8
  4020de:	dd15      	ble.n	40210c <_svfprintf_r+0x37c>
  4020e0:	3301      	adds	r3, #1
  4020e2:	3110      	adds	r1, #16
  4020e4:	2b07      	cmp	r3, #7
  4020e6:	9127      	str	r1, [sp, #156]	; 0x9c
  4020e8:	9326      	str	r3, [sp, #152]	; 0x98
  4020ea:	e882 0840 	stmia.w	r2, {r6, fp}
  4020ee:	ddf2      	ble.n	4020d6 <_svfprintf_r+0x346>
  4020f0:	aa25      	add	r2, sp, #148	; 0x94
  4020f2:	4629      	mov	r1, r5
  4020f4:	4620      	mov	r0, r4
  4020f6:	f002 ffb1 	bl	40505c <__ssprint_r>
  4020fa:	2800      	cmp	r0, #0
  4020fc:	f47f af1a 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402100:	3f10      	subs	r7, #16
  402102:	2f10      	cmp	r7, #16
  402104:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402106:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402108:	464a      	mov	r2, r9
  40210a:	dce9      	bgt.n	4020e0 <_svfprintf_r+0x350>
  40210c:	4635      	mov	r5, r6
  40210e:	460c      	mov	r4, r1
  402110:	4646      	mov	r6, r8
  402112:	4690      	mov	r8, r2
  402114:	3301      	adds	r3, #1
  402116:	443c      	add	r4, r7
  402118:	2b07      	cmp	r3, #7
  40211a:	9427      	str	r4, [sp, #156]	; 0x9c
  40211c:	9326      	str	r3, [sp, #152]	; 0x98
  40211e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402122:	f300 8381 	bgt.w	402828 <_svfprintf_r+0xa98>
  402126:	f108 0808 	add.w	r8, r8, #8
  40212a:	9b07      	ldr	r3, [sp, #28]
  40212c:	05df      	lsls	r7, r3, #23
  40212e:	f100 8268 	bmi.w	402602 <_svfprintf_r+0x872>
  402132:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402134:	990e      	ldr	r1, [sp, #56]	; 0x38
  402136:	f8c8 6000 	str.w	r6, [r8]
  40213a:	3301      	adds	r3, #1
  40213c:	440c      	add	r4, r1
  40213e:	2b07      	cmp	r3, #7
  402140:	9427      	str	r4, [sp, #156]	; 0x9c
  402142:	f8c8 1004 	str.w	r1, [r8, #4]
  402146:	9326      	str	r3, [sp, #152]	; 0x98
  402148:	f300 834d 	bgt.w	4027e6 <_svfprintf_r+0xa56>
  40214c:	f108 0808 	add.w	r8, r8, #8
  402150:	9b07      	ldr	r3, [sp, #28]
  402152:	075b      	lsls	r3, r3, #29
  402154:	d53a      	bpl.n	4021cc <_svfprintf_r+0x43c>
  402156:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402158:	9a08      	ldr	r2, [sp, #32]
  40215a:	1a9d      	subs	r5, r3, r2
  40215c:	2d00      	cmp	r5, #0
  40215e:	dd35      	ble.n	4021cc <_svfprintf_r+0x43c>
  402160:	2d10      	cmp	r5, #16
  402162:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402164:	dd20      	ble.n	4021a8 <_svfprintf_r+0x418>
  402166:	2610      	movs	r6, #16
  402168:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40216a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40216e:	e004      	b.n	40217a <_svfprintf_r+0x3ea>
  402170:	3d10      	subs	r5, #16
  402172:	2d10      	cmp	r5, #16
  402174:	f108 0808 	add.w	r8, r8, #8
  402178:	dd16      	ble.n	4021a8 <_svfprintf_r+0x418>
  40217a:	3301      	adds	r3, #1
  40217c:	4a5e      	ldr	r2, [pc, #376]	; (4022f8 <_svfprintf_r+0x568>)
  40217e:	9326      	str	r3, [sp, #152]	; 0x98
  402180:	3410      	adds	r4, #16
  402182:	2b07      	cmp	r3, #7
  402184:	9427      	str	r4, [sp, #156]	; 0x9c
  402186:	e888 0044 	stmia.w	r8, {r2, r6}
  40218a:	ddf1      	ble.n	402170 <_svfprintf_r+0x3e0>
  40218c:	aa25      	add	r2, sp, #148	; 0x94
  40218e:	4659      	mov	r1, fp
  402190:	4638      	mov	r0, r7
  402192:	f002 ff63 	bl	40505c <__ssprint_r>
  402196:	2800      	cmp	r0, #0
  402198:	f47f aecc 	bne.w	401f34 <_svfprintf_r+0x1a4>
  40219c:	3d10      	subs	r5, #16
  40219e:	2d10      	cmp	r5, #16
  4021a0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021a4:	46c8      	mov	r8, r9
  4021a6:	dce8      	bgt.n	40217a <_svfprintf_r+0x3ea>
  4021a8:	3301      	adds	r3, #1
  4021aa:	4a53      	ldr	r2, [pc, #332]	; (4022f8 <_svfprintf_r+0x568>)
  4021ac:	9326      	str	r3, [sp, #152]	; 0x98
  4021ae:	442c      	add	r4, r5
  4021b0:	2b07      	cmp	r3, #7
  4021b2:	9427      	str	r4, [sp, #156]	; 0x9c
  4021b4:	e888 0024 	stmia.w	r8, {r2, r5}
  4021b8:	dd08      	ble.n	4021cc <_svfprintf_r+0x43c>
  4021ba:	aa25      	add	r2, sp, #148	; 0x94
  4021bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021be:	980c      	ldr	r0, [sp, #48]	; 0x30
  4021c0:	f002 ff4c 	bl	40505c <__ssprint_r>
  4021c4:	2800      	cmp	r0, #0
  4021c6:	f47f aeb5 	bne.w	401f34 <_svfprintf_r+0x1a4>
  4021ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4021ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4021d0:	9908      	ldr	r1, [sp, #32]
  4021d2:	428a      	cmp	r2, r1
  4021d4:	bfac      	ite	ge
  4021d6:	189b      	addge	r3, r3, r2
  4021d8:	185b      	addlt	r3, r3, r1
  4021da:	9309      	str	r3, [sp, #36]	; 0x24
  4021dc:	2c00      	cmp	r4, #0
  4021de:	f040 830d 	bne.w	4027fc <_svfprintf_r+0xa6c>
  4021e2:	2300      	movs	r3, #0
  4021e4:	9326      	str	r3, [sp, #152]	; 0x98
  4021e6:	46c8      	mov	r8, r9
  4021e8:	e5f9      	b.n	401dde <_svfprintf_r+0x4e>
  4021ea:	9311      	str	r3, [sp, #68]	; 0x44
  4021ec:	f01b 0320 	ands.w	r3, fp, #32
  4021f0:	f040 81e3 	bne.w	4025ba <_svfprintf_r+0x82a>
  4021f4:	f01b 0210 	ands.w	r2, fp, #16
  4021f8:	f040 842e 	bne.w	402a58 <_svfprintf_r+0xcc8>
  4021fc:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402200:	f000 842a 	beq.w	402a58 <_svfprintf_r+0xcc8>
  402204:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402206:	4613      	mov	r3, r2
  402208:	460a      	mov	r2, r1
  40220a:	3204      	adds	r2, #4
  40220c:	880c      	ldrh	r4, [r1, #0]
  40220e:	920f      	str	r2, [sp, #60]	; 0x3c
  402210:	2500      	movs	r5, #0
  402212:	e6b0      	b.n	401f76 <_svfprintf_r+0x1e6>
  402214:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402216:	9311      	str	r3, [sp, #68]	; 0x44
  402218:	6816      	ldr	r6, [r2, #0]
  40221a:	2400      	movs	r4, #0
  40221c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402220:	1d15      	adds	r5, r2, #4
  402222:	2e00      	cmp	r6, #0
  402224:	f000 86a7 	beq.w	402f76 <_svfprintf_r+0x11e6>
  402228:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40222a:	1c53      	adds	r3, r2, #1
  40222c:	f000 8609 	beq.w	402e42 <_svfprintf_r+0x10b2>
  402230:	4621      	mov	r1, r4
  402232:	4630      	mov	r0, r6
  402234:	f002 fa8c 	bl	404750 <memchr>
  402238:	2800      	cmp	r0, #0
  40223a:	f000 86e1 	beq.w	403000 <_svfprintf_r+0x1270>
  40223e:	1b83      	subs	r3, r0, r6
  402240:	930e      	str	r3, [sp, #56]	; 0x38
  402242:	940a      	str	r4, [sp, #40]	; 0x28
  402244:	950f      	str	r5, [sp, #60]	; 0x3c
  402246:	f8cd b01c 	str.w	fp, [sp, #28]
  40224a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40224e:	9308      	str	r3, [sp, #32]
  402250:	9412      	str	r4, [sp, #72]	; 0x48
  402252:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402256:	e6b3      	b.n	401fc0 <_svfprintf_r+0x230>
  402258:	f89a 3000 	ldrb.w	r3, [sl]
  40225c:	2201      	movs	r2, #1
  40225e:	212b      	movs	r1, #43	; 0x2b
  402260:	e5ee      	b.n	401e40 <_svfprintf_r+0xb0>
  402262:	f04b 0b20 	orr.w	fp, fp, #32
  402266:	f89a 3000 	ldrb.w	r3, [sl]
  40226a:	e5e9      	b.n	401e40 <_svfprintf_r+0xb0>
  40226c:	9311      	str	r3, [sp, #68]	; 0x44
  40226e:	2a00      	cmp	r2, #0
  402270:	f040 8795 	bne.w	40319e <_svfprintf_r+0x140e>
  402274:	4b22      	ldr	r3, [pc, #136]	; (402300 <_svfprintf_r+0x570>)
  402276:	9318      	str	r3, [sp, #96]	; 0x60
  402278:	f01b 0f20 	tst.w	fp, #32
  40227c:	f040 8111 	bne.w	4024a2 <_svfprintf_r+0x712>
  402280:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402282:	f01b 0f10 	tst.w	fp, #16
  402286:	4613      	mov	r3, r2
  402288:	f040 83e1 	bne.w	402a4e <_svfprintf_r+0xcbe>
  40228c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402290:	f000 83dd 	beq.w	402a4e <_svfprintf_r+0xcbe>
  402294:	3304      	adds	r3, #4
  402296:	8814      	ldrh	r4, [r2, #0]
  402298:	930f      	str	r3, [sp, #60]	; 0x3c
  40229a:	2500      	movs	r5, #0
  40229c:	f01b 0f01 	tst.w	fp, #1
  4022a0:	f000 810c 	beq.w	4024bc <_svfprintf_r+0x72c>
  4022a4:	ea54 0305 	orrs.w	r3, r4, r5
  4022a8:	f000 8108 	beq.w	4024bc <_svfprintf_r+0x72c>
  4022ac:	2330      	movs	r3, #48	; 0x30
  4022ae:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4022b2:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4022b6:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4022ba:	f04b 0b02 	orr.w	fp, fp, #2
  4022be:	2302      	movs	r3, #2
  4022c0:	e659      	b.n	401f76 <_svfprintf_r+0x1e6>
  4022c2:	f89a 3000 	ldrb.w	r3, [sl]
  4022c6:	2900      	cmp	r1, #0
  4022c8:	f47f adba 	bne.w	401e40 <_svfprintf_r+0xb0>
  4022cc:	2201      	movs	r2, #1
  4022ce:	2120      	movs	r1, #32
  4022d0:	e5b6      	b.n	401e40 <_svfprintf_r+0xb0>
  4022d2:	f04b 0b01 	orr.w	fp, fp, #1
  4022d6:	f89a 3000 	ldrb.w	r3, [sl]
  4022da:	e5b1      	b.n	401e40 <_svfprintf_r+0xb0>
  4022dc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4022de:	6823      	ldr	r3, [r4, #0]
  4022e0:	930d      	str	r3, [sp, #52]	; 0x34
  4022e2:	4618      	mov	r0, r3
  4022e4:	2800      	cmp	r0, #0
  4022e6:	4623      	mov	r3, r4
  4022e8:	f103 0304 	add.w	r3, r3, #4
  4022ec:	f6ff ae0a 	blt.w	401f04 <_svfprintf_r+0x174>
  4022f0:	930f      	str	r3, [sp, #60]	; 0x3c
  4022f2:	f89a 3000 	ldrb.w	r3, [sl]
  4022f6:	e5a3      	b.n	401e40 <_svfprintf_r+0xb0>
  4022f8:	00406cfc 	.word	0x00406cfc
  4022fc:	00406d0c 	.word	0x00406d0c
  402300:	00406cdc 	.word	0x00406cdc
  402304:	f04b 0b10 	orr.w	fp, fp, #16
  402308:	f01b 0f20 	tst.w	fp, #32
  40230c:	9311      	str	r3, [sp, #68]	; 0x44
  40230e:	f43f ae23 	beq.w	401f58 <_svfprintf_r+0x1c8>
  402312:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402314:	3507      	adds	r5, #7
  402316:	f025 0307 	bic.w	r3, r5, #7
  40231a:	f103 0208 	add.w	r2, r3, #8
  40231e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402322:	920f      	str	r2, [sp, #60]	; 0x3c
  402324:	2301      	movs	r3, #1
  402326:	e626      	b.n	401f76 <_svfprintf_r+0x1e6>
  402328:	f89a 3000 	ldrb.w	r3, [sl]
  40232c:	2b2a      	cmp	r3, #42	; 0x2a
  40232e:	f10a 0401 	add.w	r4, sl, #1
  402332:	f000 8727 	beq.w	403184 <_svfprintf_r+0x13f4>
  402336:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40233a:	2809      	cmp	r0, #9
  40233c:	46a2      	mov	sl, r4
  40233e:	f200 86ad 	bhi.w	40309c <_svfprintf_r+0x130c>
  402342:	2300      	movs	r3, #0
  402344:	461c      	mov	r4, r3
  402346:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40234a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40234e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402352:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402356:	2809      	cmp	r0, #9
  402358:	d9f5      	bls.n	402346 <_svfprintf_r+0x5b6>
  40235a:	940a      	str	r4, [sp, #40]	; 0x28
  40235c:	e572      	b.n	401e44 <_svfprintf_r+0xb4>
  40235e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402362:	f89a 3000 	ldrb.w	r3, [sl]
  402366:	e56b      	b.n	401e40 <_svfprintf_r+0xb0>
  402368:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40236c:	f89a 3000 	ldrb.w	r3, [sl]
  402370:	e566      	b.n	401e40 <_svfprintf_r+0xb0>
  402372:	f89a 3000 	ldrb.w	r3, [sl]
  402376:	2b6c      	cmp	r3, #108	; 0x6c
  402378:	bf03      	ittte	eq
  40237a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40237e:	f04b 0b20 	orreq.w	fp, fp, #32
  402382:	f10a 0a01 	addeq.w	sl, sl, #1
  402386:	f04b 0b10 	orrne.w	fp, fp, #16
  40238a:	e559      	b.n	401e40 <_svfprintf_r+0xb0>
  40238c:	2a00      	cmp	r2, #0
  40238e:	f040 8711 	bne.w	4031b4 <_svfprintf_r+0x1424>
  402392:	f01b 0f20 	tst.w	fp, #32
  402396:	f040 84f9 	bne.w	402d8c <_svfprintf_r+0xffc>
  40239a:	f01b 0f10 	tst.w	fp, #16
  40239e:	f040 84ac 	bne.w	402cfa <_svfprintf_r+0xf6a>
  4023a2:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4023a6:	f000 84a8 	beq.w	402cfa <_svfprintf_r+0xf6a>
  4023aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023ac:	6813      	ldr	r3, [r2, #0]
  4023ae:	3204      	adds	r2, #4
  4023b0:	920f      	str	r2, [sp, #60]	; 0x3c
  4023b2:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4023b6:	801a      	strh	r2, [r3, #0]
  4023b8:	e511      	b.n	401dde <_svfprintf_r+0x4e>
  4023ba:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4023bc:	4bb3      	ldr	r3, [pc, #716]	; (40268c <_svfprintf_r+0x8fc>)
  4023be:	680c      	ldr	r4, [r1, #0]
  4023c0:	9318      	str	r3, [sp, #96]	; 0x60
  4023c2:	2230      	movs	r2, #48	; 0x30
  4023c4:	2378      	movs	r3, #120	; 0x78
  4023c6:	3104      	adds	r1, #4
  4023c8:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4023cc:	9311      	str	r3, [sp, #68]	; 0x44
  4023ce:	f04b 0b02 	orr.w	fp, fp, #2
  4023d2:	910f      	str	r1, [sp, #60]	; 0x3c
  4023d4:	2500      	movs	r5, #0
  4023d6:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4023da:	2302      	movs	r3, #2
  4023dc:	e5cb      	b.n	401f76 <_svfprintf_r+0x1e6>
  4023de:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4023e0:	9311      	str	r3, [sp, #68]	; 0x44
  4023e2:	680a      	ldr	r2, [r1, #0]
  4023e4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4023e8:	2300      	movs	r3, #0
  4023ea:	460a      	mov	r2, r1
  4023ec:	461f      	mov	r7, r3
  4023ee:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4023f2:	3204      	adds	r2, #4
  4023f4:	2301      	movs	r3, #1
  4023f6:	9308      	str	r3, [sp, #32]
  4023f8:	f8cd b01c 	str.w	fp, [sp, #28]
  4023fc:	970a      	str	r7, [sp, #40]	; 0x28
  4023fe:	9712      	str	r7, [sp, #72]	; 0x48
  402400:	920f      	str	r2, [sp, #60]	; 0x3c
  402402:	930e      	str	r3, [sp, #56]	; 0x38
  402404:	ae28      	add	r6, sp, #160	; 0xa0
  402406:	e5df      	b.n	401fc8 <_svfprintf_r+0x238>
  402408:	9311      	str	r3, [sp, #68]	; 0x44
  40240a:	2a00      	cmp	r2, #0
  40240c:	f040 86ea 	bne.w	4031e4 <_svfprintf_r+0x1454>
  402410:	f01b 0f20 	tst.w	fp, #32
  402414:	d15d      	bne.n	4024d2 <_svfprintf_r+0x742>
  402416:	f01b 0f10 	tst.w	fp, #16
  40241a:	f040 8308 	bne.w	402a2e <_svfprintf_r+0xc9e>
  40241e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402422:	f000 8304 	beq.w	402a2e <_svfprintf_r+0xc9e>
  402426:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402428:	f9b1 4000 	ldrsh.w	r4, [r1]
  40242c:	3104      	adds	r1, #4
  40242e:	17e5      	asrs	r5, r4, #31
  402430:	4622      	mov	r2, r4
  402432:	462b      	mov	r3, r5
  402434:	910f      	str	r1, [sp, #60]	; 0x3c
  402436:	2a00      	cmp	r2, #0
  402438:	f173 0300 	sbcs.w	r3, r3, #0
  40243c:	db58      	blt.n	4024f0 <_svfprintf_r+0x760>
  40243e:	990a      	ldr	r1, [sp, #40]	; 0x28
  402440:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402444:	1c4a      	adds	r2, r1, #1
  402446:	f04f 0301 	mov.w	r3, #1
  40244a:	f47f ad9b 	bne.w	401f84 <_svfprintf_r+0x1f4>
  40244e:	ea54 0205 	orrs.w	r2, r4, r5
  402452:	f000 81df 	beq.w	402814 <_svfprintf_r+0xa84>
  402456:	f8cd b01c 	str.w	fp, [sp, #28]
  40245a:	2b01      	cmp	r3, #1
  40245c:	f000 827b 	beq.w	402956 <_svfprintf_r+0xbc6>
  402460:	2b02      	cmp	r3, #2
  402462:	f040 8206 	bne.w	402872 <_svfprintf_r+0xae2>
  402466:	9818      	ldr	r0, [sp, #96]	; 0x60
  402468:	464e      	mov	r6, r9
  40246a:	0923      	lsrs	r3, r4, #4
  40246c:	f004 010f 	and.w	r1, r4, #15
  402470:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402474:	092a      	lsrs	r2, r5, #4
  402476:	461c      	mov	r4, r3
  402478:	4615      	mov	r5, r2
  40247a:	5c43      	ldrb	r3, [r0, r1]
  40247c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402480:	ea54 0305 	orrs.w	r3, r4, r5
  402484:	d1f1      	bne.n	40246a <_svfprintf_r+0x6da>
  402486:	eba9 0306 	sub.w	r3, r9, r6
  40248a:	930e      	str	r3, [sp, #56]	; 0x38
  40248c:	e590      	b.n	401fb0 <_svfprintf_r+0x220>
  40248e:	9311      	str	r3, [sp, #68]	; 0x44
  402490:	2a00      	cmp	r2, #0
  402492:	f040 86a3 	bne.w	4031dc <_svfprintf_r+0x144c>
  402496:	4b7e      	ldr	r3, [pc, #504]	; (402690 <_svfprintf_r+0x900>)
  402498:	9318      	str	r3, [sp, #96]	; 0x60
  40249a:	f01b 0f20 	tst.w	fp, #32
  40249e:	f43f aeef 	beq.w	402280 <_svfprintf_r+0x4f0>
  4024a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4024a4:	3507      	adds	r5, #7
  4024a6:	f025 0307 	bic.w	r3, r5, #7
  4024aa:	f103 0208 	add.w	r2, r3, #8
  4024ae:	f01b 0f01 	tst.w	fp, #1
  4024b2:	920f      	str	r2, [sp, #60]	; 0x3c
  4024b4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4024b8:	f47f aef4 	bne.w	4022a4 <_svfprintf_r+0x514>
  4024bc:	2302      	movs	r3, #2
  4024be:	e55a      	b.n	401f76 <_svfprintf_r+0x1e6>
  4024c0:	9311      	str	r3, [sp, #68]	; 0x44
  4024c2:	2a00      	cmp	r2, #0
  4024c4:	f040 8686 	bne.w	4031d4 <_svfprintf_r+0x1444>
  4024c8:	f04b 0b10 	orr.w	fp, fp, #16
  4024cc:	f01b 0f20 	tst.w	fp, #32
  4024d0:	d0a1      	beq.n	402416 <_svfprintf_r+0x686>
  4024d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4024d4:	3507      	adds	r5, #7
  4024d6:	f025 0507 	bic.w	r5, r5, #7
  4024da:	e9d5 2300 	ldrd	r2, r3, [r5]
  4024de:	2a00      	cmp	r2, #0
  4024e0:	f105 0108 	add.w	r1, r5, #8
  4024e4:	461d      	mov	r5, r3
  4024e6:	f173 0300 	sbcs.w	r3, r3, #0
  4024ea:	910f      	str	r1, [sp, #60]	; 0x3c
  4024ec:	4614      	mov	r4, r2
  4024ee:	daa6      	bge.n	40243e <_svfprintf_r+0x6ae>
  4024f0:	272d      	movs	r7, #45	; 0x2d
  4024f2:	4264      	negs	r4, r4
  4024f4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4024f8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4024fc:	2301      	movs	r3, #1
  4024fe:	e53d      	b.n	401f7c <_svfprintf_r+0x1ec>
  402500:	9311      	str	r3, [sp, #68]	; 0x44
  402502:	2a00      	cmp	r2, #0
  402504:	f040 8662 	bne.w	4031cc <_svfprintf_r+0x143c>
  402508:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40250a:	3507      	adds	r5, #7
  40250c:	f025 0307 	bic.w	r3, r5, #7
  402510:	f103 0208 	add.w	r2, r3, #8
  402514:	920f      	str	r2, [sp, #60]	; 0x3c
  402516:	681a      	ldr	r2, [r3, #0]
  402518:	9215      	str	r2, [sp, #84]	; 0x54
  40251a:	685b      	ldr	r3, [r3, #4]
  40251c:	9314      	str	r3, [sp, #80]	; 0x50
  40251e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402520:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402522:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402526:	4628      	mov	r0, r5
  402528:	4621      	mov	r1, r4
  40252a:	f04f 32ff 	mov.w	r2, #4294967295
  40252e:	4b59      	ldr	r3, [pc, #356]	; (402694 <_svfprintf_r+0x904>)
  402530:	f003 fe5a 	bl	4061e8 <__aeabi_dcmpun>
  402534:	2800      	cmp	r0, #0
  402536:	f040 834a 	bne.w	402bce <_svfprintf_r+0xe3e>
  40253a:	4628      	mov	r0, r5
  40253c:	4621      	mov	r1, r4
  40253e:	f04f 32ff 	mov.w	r2, #4294967295
  402542:	4b54      	ldr	r3, [pc, #336]	; (402694 <_svfprintf_r+0x904>)
  402544:	f003 fe32 	bl	4061ac <__aeabi_dcmple>
  402548:	2800      	cmp	r0, #0
  40254a:	f040 8340 	bne.w	402bce <_svfprintf_r+0xe3e>
  40254e:	a815      	add	r0, sp, #84	; 0x54
  402550:	c80d      	ldmia	r0, {r0, r2, r3}
  402552:	9914      	ldr	r1, [sp, #80]	; 0x50
  402554:	f003 fe20 	bl	406198 <__aeabi_dcmplt>
  402558:	2800      	cmp	r0, #0
  40255a:	f040 8530 	bne.w	402fbe <_svfprintf_r+0x122e>
  40255e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402562:	4e4d      	ldr	r6, [pc, #308]	; (402698 <_svfprintf_r+0x908>)
  402564:	4b4d      	ldr	r3, [pc, #308]	; (40269c <_svfprintf_r+0x90c>)
  402566:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40256a:	9007      	str	r0, [sp, #28]
  40256c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40256e:	2203      	movs	r2, #3
  402570:	2100      	movs	r1, #0
  402572:	9208      	str	r2, [sp, #32]
  402574:	910a      	str	r1, [sp, #40]	; 0x28
  402576:	2847      	cmp	r0, #71	; 0x47
  402578:	bfd8      	it	le
  40257a:	461e      	movle	r6, r3
  40257c:	920e      	str	r2, [sp, #56]	; 0x38
  40257e:	9112      	str	r1, [sp, #72]	; 0x48
  402580:	e51e      	b.n	401fc0 <_svfprintf_r+0x230>
  402582:	f04b 0b08 	orr.w	fp, fp, #8
  402586:	f89a 3000 	ldrb.w	r3, [sl]
  40258a:	e459      	b.n	401e40 <_svfprintf_r+0xb0>
  40258c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402590:	2300      	movs	r3, #0
  402592:	461c      	mov	r4, r3
  402594:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402598:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40259c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4025a0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4025a4:	2809      	cmp	r0, #9
  4025a6:	d9f5      	bls.n	402594 <_svfprintf_r+0x804>
  4025a8:	940d      	str	r4, [sp, #52]	; 0x34
  4025aa:	e44b      	b.n	401e44 <_svfprintf_r+0xb4>
  4025ac:	f04b 0b10 	orr.w	fp, fp, #16
  4025b0:	9311      	str	r3, [sp, #68]	; 0x44
  4025b2:	f01b 0320 	ands.w	r3, fp, #32
  4025b6:	f43f ae1d 	beq.w	4021f4 <_svfprintf_r+0x464>
  4025ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4025bc:	3507      	adds	r5, #7
  4025be:	f025 0307 	bic.w	r3, r5, #7
  4025c2:	f103 0208 	add.w	r2, r3, #8
  4025c6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4025ca:	920f      	str	r2, [sp, #60]	; 0x3c
  4025cc:	2300      	movs	r3, #0
  4025ce:	e4d2      	b.n	401f76 <_svfprintf_r+0x1e6>
  4025d0:	9311      	str	r3, [sp, #68]	; 0x44
  4025d2:	2a00      	cmp	r2, #0
  4025d4:	f040 85e7 	bne.w	4031a6 <_svfprintf_r+0x1416>
  4025d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4025da:	2a00      	cmp	r2, #0
  4025dc:	f43f aca3 	beq.w	401f26 <_svfprintf_r+0x196>
  4025e0:	2300      	movs	r3, #0
  4025e2:	2101      	movs	r1, #1
  4025e4:	461f      	mov	r7, r3
  4025e6:	9108      	str	r1, [sp, #32]
  4025e8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4025ec:	f8cd b01c 	str.w	fp, [sp, #28]
  4025f0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4025f4:	930a      	str	r3, [sp, #40]	; 0x28
  4025f6:	9312      	str	r3, [sp, #72]	; 0x48
  4025f8:	910e      	str	r1, [sp, #56]	; 0x38
  4025fa:	ae28      	add	r6, sp, #160	; 0xa0
  4025fc:	e4e4      	b.n	401fc8 <_svfprintf_r+0x238>
  4025fe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402600:	e534      	b.n	40206c <_svfprintf_r+0x2dc>
  402602:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402604:	2b65      	cmp	r3, #101	; 0x65
  402606:	f340 80a7 	ble.w	402758 <_svfprintf_r+0x9c8>
  40260a:	a815      	add	r0, sp, #84	; 0x54
  40260c:	c80d      	ldmia	r0, {r0, r2, r3}
  40260e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402610:	f003 fdb8 	bl	406184 <__aeabi_dcmpeq>
  402614:	2800      	cmp	r0, #0
  402616:	f000 8150 	beq.w	4028ba <_svfprintf_r+0xb2a>
  40261a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40261c:	4a20      	ldr	r2, [pc, #128]	; (4026a0 <_svfprintf_r+0x910>)
  40261e:	f8c8 2000 	str.w	r2, [r8]
  402622:	3301      	adds	r3, #1
  402624:	3401      	adds	r4, #1
  402626:	2201      	movs	r2, #1
  402628:	2b07      	cmp	r3, #7
  40262a:	9427      	str	r4, [sp, #156]	; 0x9c
  40262c:	9326      	str	r3, [sp, #152]	; 0x98
  40262e:	f8c8 2004 	str.w	r2, [r8, #4]
  402632:	f300 836a 	bgt.w	402d0a <_svfprintf_r+0xf7a>
  402636:	f108 0808 	add.w	r8, r8, #8
  40263a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40263c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40263e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402640:	4293      	cmp	r3, r2
  402642:	db03      	blt.n	40264c <_svfprintf_r+0x8bc>
  402644:	9b07      	ldr	r3, [sp, #28]
  402646:	07dd      	lsls	r5, r3, #31
  402648:	f57f ad82 	bpl.w	402150 <_svfprintf_r+0x3c0>
  40264c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40264e:	9919      	ldr	r1, [sp, #100]	; 0x64
  402650:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402652:	f8c8 2000 	str.w	r2, [r8]
  402656:	3301      	adds	r3, #1
  402658:	440c      	add	r4, r1
  40265a:	2b07      	cmp	r3, #7
  40265c:	f8c8 1004 	str.w	r1, [r8, #4]
  402660:	9427      	str	r4, [sp, #156]	; 0x9c
  402662:	9326      	str	r3, [sp, #152]	; 0x98
  402664:	f300 839e 	bgt.w	402da4 <_svfprintf_r+0x1014>
  402668:	f108 0808 	add.w	r8, r8, #8
  40266c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40266e:	1e5e      	subs	r6, r3, #1
  402670:	2e00      	cmp	r6, #0
  402672:	f77f ad6d 	ble.w	402150 <_svfprintf_r+0x3c0>
  402676:	2e10      	cmp	r6, #16
  402678:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40267a:	4d0a      	ldr	r5, [pc, #40]	; (4026a4 <_svfprintf_r+0x914>)
  40267c:	f340 81f5 	ble.w	402a6a <_svfprintf_r+0xcda>
  402680:	4622      	mov	r2, r4
  402682:	2710      	movs	r7, #16
  402684:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402688:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40268a:	e013      	b.n	4026b4 <_svfprintf_r+0x924>
  40268c:	00406cdc 	.word	0x00406cdc
  402690:	00406cc8 	.word	0x00406cc8
  402694:	7fefffff 	.word	0x7fefffff
  402698:	00406cbc 	.word	0x00406cbc
  40269c:	00406cb8 	.word	0x00406cb8
  4026a0:	00406cf8 	.word	0x00406cf8
  4026a4:	00406d0c 	.word	0x00406d0c
  4026a8:	f108 0808 	add.w	r8, r8, #8
  4026ac:	3e10      	subs	r6, #16
  4026ae:	2e10      	cmp	r6, #16
  4026b0:	f340 81da 	ble.w	402a68 <_svfprintf_r+0xcd8>
  4026b4:	3301      	adds	r3, #1
  4026b6:	3210      	adds	r2, #16
  4026b8:	2b07      	cmp	r3, #7
  4026ba:	9227      	str	r2, [sp, #156]	; 0x9c
  4026bc:	9326      	str	r3, [sp, #152]	; 0x98
  4026be:	e888 00a0 	stmia.w	r8, {r5, r7}
  4026c2:	ddf1      	ble.n	4026a8 <_svfprintf_r+0x918>
  4026c4:	aa25      	add	r2, sp, #148	; 0x94
  4026c6:	4621      	mov	r1, r4
  4026c8:	4658      	mov	r0, fp
  4026ca:	f002 fcc7 	bl	40505c <__ssprint_r>
  4026ce:	2800      	cmp	r0, #0
  4026d0:	f47f ac30 	bne.w	401f34 <_svfprintf_r+0x1a4>
  4026d4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4026d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026d8:	46c8      	mov	r8, r9
  4026da:	e7e7      	b.n	4026ac <_svfprintf_r+0x91c>
  4026dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4026de:	9a08      	ldr	r2, [sp, #32]
  4026e0:	1a9f      	subs	r7, r3, r2
  4026e2:	2f00      	cmp	r7, #0
  4026e4:	f77f ace5 	ble.w	4020b2 <_svfprintf_r+0x322>
  4026e8:	2f10      	cmp	r7, #16
  4026ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026ec:	4db6      	ldr	r5, [pc, #728]	; (4029c8 <_svfprintf_r+0xc38>)
  4026ee:	dd27      	ble.n	402740 <_svfprintf_r+0x9b0>
  4026f0:	4642      	mov	r2, r8
  4026f2:	4621      	mov	r1, r4
  4026f4:	46b0      	mov	r8, r6
  4026f6:	f04f 0b10 	mov.w	fp, #16
  4026fa:	462e      	mov	r6, r5
  4026fc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4026fe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402700:	e004      	b.n	40270c <_svfprintf_r+0x97c>
  402702:	3f10      	subs	r7, #16
  402704:	2f10      	cmp	r7, #16
  402706:	f102 0208 	add.w	r2, r2, #8
  40270a:	dd15      	ble.n	402738 <_svfprintf_r+0x9a8>
  40270c:	3301      	adds	r3, #1
  40270e:	3110      	adds	r1, #16
  402710:	2b07      	cmp	r3, #7
  402712:	9127      	str	r1, [sp, #156]	; 0x9c
  402714:	9326      	str	r3, [sp, #152]	; 0x98
  402716:	e882 0840 	stmia.w	r2, {r6, fp}
  40271a:	ddf2      	ble.n	402702 <_svfprintf_r+0x972>
  40271c:	aa25      	add	r2, sp, #148	; 0x94
  40271e:	4629      	mov	r1, r5
  402720:	4620      	mov	r0, r4
  402722:	f002 fc9b 	bl	40505c <__ssprint_r>
  402726:	2800      	cmp	r0, #0
  402728:	f47f ac04 	bne.w	401f34 <_svfprintf_r+0x1a4>
  40272c:	3f10      	subs	r7, #16
  40272e:	2f10      	cmp	r7, #16
  402730:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402732:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402734:	464a      	mov	r2, r9
  402736:	dce9      	bgt.n	40270c <_svfprintf_r+0x97c>
  402738:	4635      	mov	r5, r6
  40273a:	460c      	mov	r4, r1
  40273c:	4646      	mov	r6, r8
  40273e:	4690      	mov	r8, r2
  402740:	3301      	adds	r3, #1
  402742:	443c      	add	r4, r7
  402744:	2b07      	cmp	r3, #7
  402746:	9427      	str	r4, [sp, #156]	; 0x9c
  402748:	9326      	str	r3, [sp, #152]	; 0x98
  40274a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40274e:	f300 8232 	bgt.w	402bb6 <_svfprintf_r+0xe26>
  402752:	f108 0808 	add.w	r8, r8, #8
  402756:	e4ac      	b.n	4020b2 <_svfprintf_r+0x322>
  402758:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40275a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40275c:	2b01      	cmp	r3, #1
  40275e:	f340 81fe 	ble.w	402b5e <_svfprintf_r+0xdce>
  402762:	3701      	adds	r7, #1
  402764:	3401      	adds	r4, #1
  402766:	2301      	movs	r3, #1
  402768:	2f07      	cmp	r7, #7
  40276a:	9427      	str	r4, [sp, #156]	; 0x9c
  40276c:	9726      	str	r7, [sp, #152]	; 0x98
  40276e:	f8c8 6000 	str.w	r6, [r8]
  402772:	f8c8 3004 	str.w	r3, [r8, #4]
  402776:	f300 8203 	bgt.w	402b80 <_svfprintf_r+0xdf0>
  40277a:	f108 0808 	add.w	r8, r8, #8
  40277e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402780:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402782:	f8c8 3000 	str.w	r3, [r8]
  402786:	3701      	adds	r7, #1
  402788:	4414      	add	r4, r2
  40278a:	2f07      	cmp	r7, #7
  40278c:	9427      	str	r4, [sp, #156]	; 0x9c
  40278e:	9726      	str	r7, [sp, #152]	; 0x98
  402790:	f8c8 2004 	str.w	r2, [r8, #4]
  402794:	f300 8200 	bgt.w	402b98 <_svfprintf_r+0xe08>
  402798:	f108 0808 	add.w	r8, r8, #8
  40279c:	a815      	add	r0, sp, #84	; 0x54
  40279e:	c80d      	ldmia	r0, {r0, r2, r3}
  4027a0:	9914      	ldr	r1, [sp, #80]	; 0x50
  4027a2:	f003 fcef 	bl	406184 <__aeabi_dcmpeq>
  4027a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027a8:	2800      	cmp	r0, #0
  4027aa:	f040 8101 	bne.w	4029b0 <_svfprintf_r+0xc20>
  4027ae:	3b01      	subs	r3, #1
  4027b0:	3701      	adds	r7, #1
  4027b2:	3601      	adds	r6, #1
  4027b4:	441c      	add	r4, r3
  4027b6:	2f07      	cmp	r7, #7
  4027b8:	9726      	str	r7, [sp, #152]	; 0x98
  4027ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4027bc:	f8c8 6000 	str.w	r6, [r8]
  4027c0:	f8c8 3004 	str.w	r3, [r8, #4]
  4027c4:	f300 8127 	bgt.w	402a16 <_svfprintf_r+0xc86>
  4027c8:	f108 0808 	add.w	r8, r8, #8
  4027cc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4027ce:	f8c8 2004 	str.w	r2, [r8, #4]
  4027d2:	3701      	adds	r7, #1
  4027d4:	4414      	add	r4, r2
  4027d6:	ab21      	add	r3, sp, #132	; 0x84
  4027d8:	2f07      	cmp	r7, #7
  4027da:	9427      	str	r4, [sp, #156]	; 0x9c
  4027dc:	9726      	str	r7, [sp, #152]	; 0x98
  4027de:	f8c8 3000 	str.w	r3, [r8]
  4027e2:	f77f acb3 	ble.w	40214c <_svfprintf_r+0x3bc>
  4027e6:	aa25      	add	r2, sp, #148	; 0x94
  4027e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4027ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027ec:	f002 fc36 	bl	40505c <__ssprint_r>
  4027f0:	2800      	cmp	r0, #0
  4027f2:	f47f ab9f 	bne.w	401f34 <_svfprintf_r+0x1a4>
  4027f6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027f8:	46c8      	mov	r8, r9
  4027fa:	e4a9      	b.n	402150 <_svfprintf_r+0x3c0>
  4027fc:	aa25      	add	r2, sp, #148	; 0x94
  4027fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402800:	980c      	ldr	r0, [sp, #48]	; 0x30
  402802:	f002 fc2b 	bl	40505c <__ssprint_r>
  402806:	2800      	cmp	r0, #0
  402808:	f43f aceb 	beq.w	4021e2 <_svfprintf_r+0x452>
  40280c:	f7ff bb92 	b.w	401f34 <_svfprintf_r+0x1a4>
  402810:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402814:	2b01      	cmp	r3, #1
  402816:	f000 8134 	beq.w	402a82 <_svfprintf_r+0xcf2>
  40281a:	2b02      	cmp	r3, #2
  40281c:	d125      	bne.n	40286a <_svfprintf_r+0xada>
  40281e:	f8cd b01c 	str.w	fp, [sp, #28]
  402822:	2400      	movs	r4, #0
  402824:	2500      	movs	r5, #0
  402826:	e61e      	b.n	402466 <_svfprintf_r+0x6d6>
  402828:	aa25      	add	r2, sp, #148	; 0x94
  40282a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40282c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40282e:	f002 fc15 	bl	40505c <__ssprint_r>
  402832:	2800      	cmp	r0, #0
  402834:	f47f ab7e 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402838:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40283a:	46c8      	mov	r8, r9
  40283c:	e475      	b.n	40212a <_svfprintf_r+0x39a>
  40283e:	aa25      	add	r2, sp, #148	; 0x94
  402840:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402842:	980c      	ldr	r0, [sp, #48]	; 0x30
  402844:	f002 fc0a 	bl	40505c <__ssprint_r>
  402848:	2800      	cmp	r0, #0
  40284a:	f47f ab73 	bne.w	401f34 <_svfprintf_r+0x1a4>
  40284e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402850:	46c8      	mov	r8, r9
  402852:	e41b      	b.n	40208c <_svfprintf_r+0x2fc>
  402854:	aa25      	add	r2, sp, #148	; 0x94
  402856:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402858:	980c      	ldr	r0, [sp, #48]	; 0x30
  40285a:	f002 fbff 	bl	40505c <__ssprint_r>
  40285e:	2800      	cmp	r0, #0
  402860:	f47f ab68 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402864:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402866:	46c8      	mov	r8, r9
  402868:	e420      	b.n	4020ac <_svfprintf_r+0x31c>
  40286a:	f8cd b01c 	str.w	fp, [sp, #28]
  40286e:	2400      	movs	r4, #0
  402870:	2500      	movs	r5, #0
  402872:	4649      	mov	r1, r9
  402874:	e000      	b.n	402878 <_svfprintf_r+0xae8>
  402876:	4631      	mov	r1, r6
  402878:	08e2      	lsrs	r2, r4, #3
  40287a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40287e:	08e8      	lsrs	r0, r5, #3
  402880:	f004 0307 	and.w	r3, r4, #7
  402884:	4605      	mov	r5, r0
  402886:	4614      	mov	r4, r2
  402888:	3330      	adds	r3, #48	; 0x30
  40288a:	ea54 0205 	orrs.w	r2, r4, r5
  40288e:	f801 3c01 	strb.w	r3, [r1, #-1]
  402892:	f101 36ff 	add.w	r6, r1, #4294967295
  402896:	d1ee      	bne.n	402876 <_svfprintf_r+0xae6>
  402898:	9a07      	ldr	r2, [sp, #28]
  40289a:	07d2      	lsls	r2, r2, #31
  40289c:	f57f adf3 	bpl.w	402486 <_svfprintf_r+0x6f6>
  4028a0:	2b30      	cmp	r3, #48	; 0x30
  4028a2:	f43f adf0 	beq.w	402486 <_svfprintf_r+0x6f6>
  4028a6:	3902      	subs	r1, #2
  4028a8:	2330      	movs	r3, #48	; 0x30
  4028aa:	f806 3c01 	strb.w	r3, [r6, #-1]
  4028ae:	eba9 0301 	sub.w	r3, r9, r1
  4028b2:	930e      	str	r3, [sp, #56]	; 0x38
  4028b4:	460e      	mov	r6, r1
  4028b6:	f7ff bb7b 	b.w	401fb0 <_svfprintf_r+0x220>
  4028ba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4028bc:	2900      	cmp	r1, #0
  4028be:	f340 822e 	ble.w	402d1e <_svfprintf_r+0xf8e>
  4028c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4028c4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4028c6:	4293      	cmp	r3, r2
  4028c8:	bfa8      	it	ge
  4028ca:	4613      	movge	r3, r2
  4028cc:	2b00      	cmp	r3, #0
  4028ce:	461f      	mov	r7, r3
  4028d0:	dd0d      	ble.n	4028ee <_svfprintf_r+0xb5e>
  4028d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028d4:	f8c8 6000 	str.w	r6, [r8]
  4028d8:	3301      	adds	r3, #1
  4028da:	443c      	add	r4, r7
  4028dc:	2b07      	cmp	r3, #7
  4028de:	9427      	str	r4, [sp, #156]	; 0x9c
  4028e0:	f8c8 7004 	str.w	r7, [r8, #4]
  4028e4:	9326      	str	r3, [sp, #152]	; 0x98
  4028e6:	f300 831f 	bgt.w	402f28 <_svfprintf_r+0x1198>
  4028ea:	f108 0808 	add.w	r8, r8, #8
  4028ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4028f0:	2f00      	cmp	r7, #0
  4028f2:	bfa8      	it	ge
  4028f4:	1bdb      	subge	r3, r3, r7
  4028f6:	2b00      	cmp	r3, #0
  4028f8:	461f      	mov	r7, r3
  4028fa:	f340 80d6 	ble.w	402aaa <_svfprintf_r+0xd1a>
  4028fe:	2f10      	cmp	r7, #16
  402900:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402902:	4d31      	ldr	r5, [pc, #196]	; (4029c8 <_svfprintf_r+0xc38>)
  402904:	f340 81ed 	ble.w	402ce2 <_svfprintf_r+0xf52>
  402908:	4642      	mov	r2, r8
  40290a:	4621      	mov	r1, r4
  40290c:	46b0      	mov	r8, r6
  40290e:	f04f 0b10 	mov.w	fp, #16
  402912:	462e      	mov	r6, r5
  402914:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402916:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402918:	e004      	b.n	402924 <_svfprintf_r+0xb94>
  40291a:	3208      	adds	r2, #8
  40291c:	3f10      	subs	r7, #16
  40291e:	2f10      	cmp	r7, #16
  402920:	f340 81db 	ble.w	402cda <_svfprintf_r+0xf4a>
  402924:	3301      	adds	r3, #1
  402926:	3110      	adds	r1, #16
  402928:	2b07      	cmp	r3, #7
  40292a:	9127      	str	r1, [sp, #156]	; 0x9c
  40292c:	9326      	str	r3, [sp, #152]	; 0x98
  40292e:	e882 0840 	stmia.w	r2, {r6, fp}
  402932:	ddf2      	ble.n	40291a <_svfprintf_r+0xb8a>
  402934:	aa25      	add	r2, sp, #148	; 0x94
  402936:	4629      	mov	r1, r5
  402938:	4620      	mov	r0, r4
  40293a:	f002 fb8f 	bl	40505c <__ssprint_r>
  40293e:	2800      	cmp	r0, #0
  402940:	f47f aaf8 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402944:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402946:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402948:	464a      	mov	r2, r9
  40294a:	e7e7      	b.n	40291c <_svfprintf_r+0xb8c>
  40294c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40294e:	930e      	str	r3, [sp, #56]	; 0x38
  402950:	464e      	mov	r6, r9
  402952:	f7ff bb2d 	b.w	401fb0 <_svfprintf_r+0x220>
  402956:	2d00      	cmp	r5, #0
  402958:	bf08      	it	eq
  40295a:	2c0a      	cmpeq	r4, #10
  40295c:	f0c0 808f 	bcc.w	402a7e <_svfprintf_r+0xcee>
  402960:	464e      	mov	r6, r9
  402962:	4620      	mov	r0, r4
  402964:	4629      	mov	r1, r5
  402966:	220a      	movs	r2, #10
  402968:	2300      	movs	r3, #0
  40296a:	f7fe ffed 	bl	401948 <__aeabi_uldivmod>
  40296e:	3230      	adds	r2, #48	; 0x30
  402970:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402974:	4620      	mov	r0, r4
  402976:	4629      	mov	r1, r5
  402978:	2300      	movs	r3, #0
  40297a:	220a      	movs	r2, #10
  40297c:	f7fe ffe4 	bl	401948 <__aeabi_uldivmod>
  402980:	4604      	mov	r4, r0
  402982:	460d      	mov	r5, r1
  402984:	ea54 0305 	orrs.w	r3, r4, r5
  402988:	d1eb      	bne.n	402962 <_svfprintf_r+0xbd2>
  40298a:	eba9 0306 	sub.w	r3, r9, r6
  40298e:	930e      	str	r3, [sp, #56]	; 0x38
  402990:	f7ff bb0e 	b.w	401fb0 <_svfprintf_r+0x220>
  402994:	aa25      	add	r2, sp, #148	; 0x94
  402996:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402998:	980c      	ldr	r0, [sp, #48]	; 0x30
  40299a:	f002 fb5f 	bl	40505c <__ssprint_r>
  40299e:	2800      	cmp	r0, #0
  4029a0:	f47f aac8 	bne.w	401f34 <_svfprintf_r+0x1a4>
  4029a4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4029a8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029aa:	46c8      	mov	r8, r9
  4029ac:	f7ff bb5e 	b.w	40206c <_svfprintf_r+0x2dc>
  4029b0:	1e5e      	subs	r6, r3, #1
  4029b2:	2e00      	cmp	r6, #0
  4029b4:	f77f af0a 	ble.w	4027cc <_svfprintf_r+0xa3c>
  4029b8:	2e10      	cmp	r6, #16
  4029ba:	4d03      	ldr	r5, [pc, #12]	; (4029c8 <_svfprintf_r+0xc38>)
  4029bc:	dd22      	ble.n	402a04 <_svfprintf_r+0xc74>
  4029be:	4622      	mov	r2, r4
  4029c0:	f04f 0b10 	mov.w	fp, #16
  4029c4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4029c6:	e006      	b.n	4029d6 <_svfprintf_r+0xc46>
  4029c8:	00406d0c 	.word	0x00406d0c
  4029cc:	3e10      	subs	r6, #16
  4029ce:	2e10      	cmp	r6, #16
  4029d0:	f108 0808 	add.w	r8, r8, #8
  4029d4:	dd15      	ble.n	402a02 <_svfprintf_r+0xc72>
  4029d6:	3701      	adds	r7, #1
  4029d8:	3210      	adds	r2, #16
  4029da:	2f07      	cmp	r7, #7
  4029dc:	9227      	str	r2, [sp, #156]	; 0x9c
  4029de:	9726      	str	r7, [sp, #152]	; 0x98
  4029e0:	e888 0820 	stmia.w	r8, {r5, fp}
  4029e4:	ddf2      	ble.n	4029cc <_svfprintf_r+0xc3c>
  4029e6:	aa25      	add	r2, sp, #148	; 0x94
  4029e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029ea:	4620      	mov	r0, r4
  4029ec:	f002 fb36 	bl	40505c <__ssprint_r>
  4029f0:	2800      	cmp	r0, #0
  4029f2:	f47f aa9f 	bne.w	401f34 <_svfprintf_r+0x1a4>
  4029f6:	3e10      	subs	r6, #16
  4029f8:	2e10      	cmp	r6, #16
  4029fa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4029fc:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4029fe:	46c8      	mov	r8, r9
  402a00:	dce9      	bgt.n	4029d6 <_svfprintf_r+0xc46>
  402a02:	4614      	mov	r4, r2
  402a04:	3701      	adds	r7, #1
  402a06:	4434      	add	r4, r6
  402a08:	2f07      	cmp	r7, #7
  402a0a:	9427      	str	r4, [sp, #156]	; 0x9c
  402a0c:	9726      	str	r7, [sp, #152]	; 0x98
  402a0e:	e888 0060 	stmia.w	r8, {r5, r6}
  402a12:	f77f aed9 	ble.w	4027c8 <_svfprintf_r+0xa38>
  402a16:	aa25      	add	r2, sp, #148	; 0x94
  402a18:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a1c:	f002 fb1e 	bl	40505c <__ssprint_r>
  402a20:	2800      	cmp	r0, #0
  402a22:	f47f aa87 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402a26:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a28:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402a2a:	46c8      	mov	r8, r9
  402a2c:	e6ce      	b.n	4027cc <_svfprintf_r+0xa3c>
  402a2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a30:	6814      	ldr	r4, [r2, #0]
  402a32:	4613      	mov	r3, r2
  402a34:	3304      	adds	r3, #4
  402a36:	17e5      	asrs	r5, r4, #31
  402a38:	930f      	str	r3, [sp, #60]	; 0x3c
  402a3a:	4622      	mov	r2, r4
  402a3c:	462b      	mov	r3, r5
  402a3e:	e4fa      	b.n	402436 <_svfprintf_r+0x6a6>
  402a40:	3204      	adds	r2, #4
  402a42:	681c      	ldr	r4, [r3, #0]
  402a44:	920f      	str	r2, [sp, #60]	; 0x3c
  402a46:	2301      	movs	r3, #1
  402a48:	2500      	movs	r5, #0
  402a4a:	f7ff ba94 	b.w	401f76 <_svfprintf_r+0x1e6>
  402a4e:	681c      	ldr	r4, [r3, #0]
  402a50:	3304      	adds	r3, #4
  402a52:	930f      	str	r3, [sp, #60]	; 0x3c
  402a54:	2500      	movs	r5, #0
  402a56:	e421      	b.n	40229c <_svfprintf_r+0x50c>
  402a58:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a5a:	460a      	mov	r2, r1
  402a5c:	3204      	adds	r2, #4
  402a5e:	680c      	ldr	r4, [r1, #0]
  402a60:	920f      	str	r2, [sp, #60]	; 0x3c
  402a62:	2500      	movs	r5, #0
  402a64:	f7ff ba87 	b.w	401f76 <_svfprintf_r+0x1e6>
  402a68:	4614      	mov	r4, r2
  402a6a:	3301      	adds	r3, #1
  402a6c:	4434      	add	r4, r6
  402a6e:	2b07      	cmp	r3, #7
  402a70:	9427      	str	r4, [sp, #156]	; 0x9c
  402a72:	9326      	str	r3, [sp, #152]	; 0x98
  402a74:	e888 0060 	stmia.w	r8, {r5, r6}
  402a78:	f77f ab68 	ble.w	40214c <_svfprintf_r+0x3bc>
  402a7c:	e6b3      	b.n	4027e6 <_svfprintf_r+0xa56>
  402a7e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402a82:	f8cd b01c 	str.w	fp, [sp, #28]
  402a86:	ae42      	add	r6, sp, #264	; 0x108
  402a88:	3430      	adds	r4, #48	; 0x30
  402a8a:	2301      	movs	r3, #1
  402a8c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402a90:	930e      	str	r3, [sp, #56]	; 0x38
  402a92:	f7ff ba8d 	b.w	401fb0 <_svfprintf_r+0x220>
  402a96:	aa25      	add	r2, sp, #148	; 0x94
  402a98:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a9a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a9c:	f002 fade 	bl	40505c <__ssprint_r>
  402aa0:	2800      	cmp	r0, #0
  402aa2:	f47f aa47 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402aa6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402aa8:	46c8      	mov	r8, r9
  402aaa:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402aac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402aae:	429a      	cmp	r2, r3
  402ab0:	db44      	blt.n	402b3c <_svfprintf_r+0xdac>
  402ab2:	9b07      	ldr	r3, [sp, #28]
  402ab4:	07d9      	lsls	r1, r3, #31
  402ab6:	d441      	bmi.n	402b3c <_svfprintf_r+0xdac>
  402ab8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402aba:	9812      	ldr	r0, [sp, #72]	; 0x48
  402abc:	1a9a      	subs	r2, r3, r2
  402abe:	1a1d      	subs	r5, r3, r0
  402ac0:	4295      	cmp	r5, r2
  402ac2:	bfa8      	it	ge
  402ac4:	4615      	movge	r5, r2
  402ac6:	2d00      	cmp	r5, #0
  402ac8:	dd0e      	ble.n	402ae8 <_svfprintf_r+0xd58>
  402aca:	9926      	ldr	r1, [sp, #152]	; 0x98
  402acc:	f8c8 5004 	str.w	r5, [r8, #4]
  402ad0:	3101      	adds	r1, #1
  402ad2:	4406      	add	r6, r0
  402ad4:	442c      	add	r4, r5
  402ad6:	2907      	cmp	r1, #7
  402ad8:	f8c8 6000 	str.w	r6, [r8]
  402adc:	9427      	str	r4, [sp, #156]	; 0x9c
  402ade:	9126      	str	r1, [sp, #152]	; 0x98
  402ae0:	f300 823b 	bgt.w	402f5a <_svfprintf_r+0x11ca>
  402ae4:	f108 0808 	add.w	r8, r8, #8
  402ae8:	2d00      	cmp	r5, #0
  402aea:	bfac      	ite	ge
  402aec:	1b56      	subge	r6, r2, r5
  402aee:	4616      	movlt	r6, r2
  402af0:	2e00      	cmp	r6, #0
  402af2:	f77f ab2d 	ble.w	402150 <_svfprintf_r+0x3c0>
  402af6:	2e10      	cmp	r6, #16
  402af8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402afa:	4db0      	ldr	r5, [pc, #704]	; (402dbc <_svfprintf_r+0x102c>)
  402afc:	ddb5      	ble.n	402a6a <_svfprintf_r+0xcda>
  402afe:	4622      	mov	r2, r4
  402b00:	2710      	movs	r7, #16
  402b02:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402b06:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402b08:	e004      	b.n	402b14 <_svfprintf_r+0xd84>
  402b0a:	f108 0808 	add.w	r8, r8, #8
  402b0e:	3e10      	subs	r6, #16
  402b10:	2e10      	cmp	r6, #16
  402b12:	dda9      	ble.n	402a68 <_svfprintf_r+0xcd8>
  402b14:	3301      	adds	r3, #1
  402b16:	3210      	adds	r2, #16
  402b18:	2b07      	cmp	r3, #7
  402b1a:	9227      	str	r2, [sp, #156]	; 0x9c
  402b1c:	9326      	str	r3, [sp, #152]	; 0x98
  402b1e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402b22:	ddf2      	ble.n	402b0a <_svfprintf_r+0xd7a>
  402b24:	aa25      	add	r2, sp, #148	; 0x94
  402b26:	4621      	mov	r1, r4
  402b28:	4658      	mov	r0, fp
  402b2a:	f002 fa97 	bl	40505c <__ssprint_r>
  402b2e:	2800      	cmp	r0, #0
  402b30:	f47f aa00 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402b34:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402b36:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b38:	46c8      	mov	r8, r9
  402b3a:	e7e8      	b.n	402b0e <_svfprintf_r+0xd7e>
  402b3c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b3e:	9819      	ldr	r0, [sp, #100]	; 0x64
  402b40:	991a      	ldr	r1, [sp, #104]	; 0x68
  402b42:	f8c8 1000 	str.w	r1, [r8]
  402b46:	3301      	adds	r3, #1
  402b48:	4404      	add	r4, r0
  402b4a:	2b07      	cmp	r3, #7
  402b4c:	9427      	str	r4, [sp, #156]	; 0x9c
  402b4e:	f8c8 0004 	str.w	r0, [r8, #4]
  402b52:	9326      	str	r3, [sp, #152]	; 0x98
  402b54:	f300 81f5 	bgt.w	402f42 <_svfprintf_r+0x11b2>
  402b58:	f108 0808 	add.w	r8, r8, #8
  402b5c:	e7ac      	b.n	402ab8 <_svfprintf_r+0xd28>
  402b5e:	9b07      	ldr	r3, [sp, #28]
  402b60:	07da      	lsls	r2, r3, #31
  402b62:	f53f adfe 	bmi.w	402762 <_svfprintf_r+0x9d2>
  402b66:	3701      	adds	r7, #1
  402b68:	3401      	adds	r4, #1
  402b6a:	2301      	movs	r3, #1
  402b6c:	2f07      	cmp	r7, #7
  402b6e:	9427      	str	r4, [sp, #156]	; 0x9c
  402b70:	9726      	str	r7, [sp, #152]	; 0x98
  402b72:	f8c8 6000 	str.w	r6, [r8]
  402b76:	f8c8 3004 	str.w	r3, [r8, #4]
  402b7a:	f77f ae25 	ble.w	4027c8 <_svfprintf_r+0xa38>
  402b7e:	e74a      	b.n	402a16 <_svfprintf_r+0xc86>
  402b80:	aa25      	add	r2, sp, #148	; 0x94
  402b82:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b84:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b86:	f002 fa69 	bl	40505c <__ssprint_r>
  402b8a:	2800      	cmp	r0, #0
  402b8c:	f47f a9d2 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402b90:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b92:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402b94:	46c8      	mov	r8, r9
  402b96:	e5f2      	b.n	40277e <_svfprintf_r+0x9ee>
  402b98:	aa25      	add	r2, sp, #148	; 0x94
  402b9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b9c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b9e:	f002 fa5d 	bl	40505c <__ssprint_r>
  402ba2:	2800      	cmp	r0, #0
  402ba4:	f47f a9c6 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402ba8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402baa:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bac:	46c8      	mov	r8, r9
  402bae:	e5f5      	b.n	40279c <_svfprintf_r+0xa0c>
  402bb0:	464e      	mov	r6, r9
  402bb2:	f7ff b9fd 	b.w	401fb0 <_svfprintf_r+0x220>
  402bb6:	aa25      	add	r2, sp, #148	; 0x94
  402bb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bba:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bbc:	f002 fa4e 	bl	40505c <__ssprint_r>
  402bc0:	2800      	cmp	r0, #0
  402bc2:	f47f a9b7 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402bc6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bc8:	46c8      	mov	r8, r9
  402bca:	f7ff ba72 	b.w	4020b2 <_svfprintf_r+0x322>
  402bce:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402bd0:	4622      	mov	r2, r4
  402bd2:	4620      	mov	r0, r4
  402bd4:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402bd6:	4623      	mov	r3, r4
  402bd8:	4621      	mov	r1, r4
  402bda:	f003 fb05 	bl	4061e8 <__aeabi_dcmpun>
  402bde:	2800      	cmp	r0, #0
  402be0:	f040 8286 	bne.w	4030f0 <_svfprintf_r+0x1360>
  402be4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402be6:	3301      	adds	r3, #1
  402be8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402bea:	f023 0320 	bic.w	r3, r3, #32
  402bee:	930e      	str	r3, [sp, #56]	; 0x38
  402bf0:	f000 81e2 	beq.w	402fb8 <_svfprintf_r+0x1228>
  402bf4:	2b47      	cmp	r3, #71	; 0x47
  402bf6:	f000 811e 	beq.w	402e36 <_svfprintf_r+0x10a6>
  402bfa:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402bfe:	9307      	str	r3, [sp, #28]
  402c00:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402c02:	1e1f      	subs	r7, r3, #0
  402c04:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402c06:	9308      	str	r3, [sp, #32]
  402c08:	bfbb      	ittet	lt
  402c0a:	463b      	movlt	r3, r7
  402c0c:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402c10:	2300      	movge	r3, #0
  402c12:	232d      	movlt	r3, #45	; 0x2d
  402c14:	9310      	str	r3, [sp, #64]	; 0x40
  402c16:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c18:	2b66      	cmp	r3, #102	; 0x66
  402c1a:	f000 81bb 	beq.w	402f94 <_svfprintf_r+0x1204>
  402c1e:	2b46      	cmp	r3, #70	; 0x46
  402c20:	f000 80df 	beq.w	402de2 <_svfprintf_r+0x1052>
  402c24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402c26:	9a08      	ldr	r2, [sp, #32]
  402c28:	2b45      	cmp	r3, #69	; 0x45
  402c2a:	bf0c      	ite	eq
  402c2c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402c2e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402c30:	a823      	add	r0, sp, #140	; 0x8c
  402c32:	a920      	add	r1, sp, #128	; 0x80
  402c34:	bf08      	it	eq
  402c36:	1c5d      	addeq	r5, r3, #1
  402c38:	9004      	str	r0, [sp, #16]
  402c3a:	9103      	str	r1, [sp, #12]
  402c3c:	a81f      	add	r0, sp, #124	; 0x7c
  402c3e:	2102      	movs	r1, #2
  402c40:	463b      	mov	r3, r7
  402c42:	9002      	str	r0, [sp, #8]
  402c44:	9501      	str	r5, [sp, #4]
  402c46:	9100      	str	r1, [sp, #0]
  402c48:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c4a:	f000 fb75 	bl	403338 <_dtoa_r>
  402c4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c50:	2b67      	cmp	r3, #103	; 0x67
  402c52:	4606      	mov	r6, r0
  402c54:	f040 81e0 	bne.w	403018 <_svfprintf_r+0x1288>
  402c58:	f01b 0f01 	tst.w	fp, #1
  402c5c:	f000 8246 	beq.w	4030ec <_svfprintf_r+0x135c>
  402c60:	1974      	adds	r4, r6, r5
  402c62:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402c64:	9808      	ldr	r0, [sp, #32]
  402c66:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402c68:	4639      	mov	r1, r7
  402c6a:	f003 fa8b 	bl	406184 <__aeabi_dcmpeq>
  402c6e:	2800      	cmp	r0, #0
  402c70:	f040 8165 	bne.w	402f3e <_svfprintf_r+0x11ae>
  402c74:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402c76:	42a3      	cmp	r3, r4
  402c78:	d206      	bcs.n	402c88 <_svfprintf_r+0xef8>
  402c7a:	2130      	movs	r1, #48	; 0x30
  402c7c:	1c5a      	adds	r2, r3, #1
  402c7e:	9223      	str	r2, [sp, #140]	; 0x8c
  402c80:	7019      	strb	r1, [r3, #0]
  402c82:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402c84:	429c      	cmp	r4, r3
  402c86:	d8f9      	bhi.n	402c7c <_svfprintf_r+0xeec>
  402c88:	1b9b      	subs	r3, r3, r6
  402c8a:	9313      	str	r3, [sp, #76]	; 0x4c
  402c8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402c8e:	2b47      	cmp	r3, #71	; 0x47
  402c90:	f000 80e9 	beq.w	402e66 <_svfprintf_r+0x10d6>
  402c94:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c96:	2b65      	cmp	r3, #101	; 0x65
  402c98:	f340 81cd 	ble.w	403036 <_svfprintf_r+0x12a6>
  402c9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c9e:	2b66      	cmp	r3, #102	; 0x66
  402ca0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402ca2:	9312      	str	r3, [sp, #72]	; 0x48
  402ca4:	f000 819e 	beq.w	402fe4 <_svfprintf_r+0x1254>
  402ca8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402caa:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402cac:	4619      	mov	r1, r3
  402cae:	4291      	cmp	r1, r2
  402cb0:	f300 818a 	bgt.w	402fc8 <_svfprintf_r+0x1238>
  402cb4:	f01b 0f01 	tst.w	fp, #1
  402cb8:	f040 8213 	bne.w	4030e2 <_svfprintf_r+0x1352>
  402cbc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402cc0:	9308      	str	r3, [sp, #32]
  402cc2:	2367      	movs	r3, #103	; 0x67
  402cc4:	920e      	str	r2, [sp, #56]	; 0x38
  402cc6:	9311      	str	r3, [sp, #68]	; 0x44
  402cc8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402cca:	2b00      	cmp	r3, #0
  402ccc:	f040 80c4 	bne.w	402e58 <_svfprintf_r+0x10c8>
  402cd0:	930a      	str	r3, [sp, #40]	; 0x28
  402cd2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402cd6:	f7ff b973 	b.w	401fc0 <_svfprintf_r+0x230>
  402cda:	4635      	mov	r5, r6
  402cdc:	460c      	mov	r4, r1
  402cde:	4646      	mov	r6, r8
  402ce0:	4690      	mov	r8, r2
  402ce2:	3301      	adds	r3, #1
  402ce4:	443c      	add	r4, r7
  402ce6:	2b07      	cmp	r3, #7
  402ce8:	9427      	str	r4, [sp, #156]	; 0x9c
  402cea:	9326      	str	r3, [sp, #152]	; 0x98
  402cec:	e888 00a0 	stmia.w	r8, {r5, r7}
  402cf0:	f73f aed1 	bgt.w	402a96 <_svfprintf_r+0xd06>
  402cf4:	f108 0808 	add.w	r8, r8, #8
  402cf8:	e6d7      	b.n	402aaa <_svfprintf_r+0xd1a>
  402cfa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402cfc:	6813      	ldr	r3, [r2, #0]
  402cfe:	3204      	adds	r2, #4
  402d00:	920f      	str	r2, [sp, #60]	; 0x3c
  402d02:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402d04:	601a      	str	r2, [r3, #0]
  402d06:	f7ff b86a 	b.w	401dde <_svfprintf_r+0x4e>
  402d0a:	aa25      	add	r2, sp, #148	; 0x94
  402d0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d10:	f002 f9a4 	bl	40505c <__ssprint_r>
  402d14:	2800      	cmp	r0, #0
  402d16:	f47f a90d 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402d1a:	46c8      	mov	r8, r9
  402d1c:	e48d      	b.n	40263a <_svfprintf_r+0x8aa>
  402d1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d20:	4a27      	ldr	r2, [pc, #156]	; (402dc0 <_svfprintf_r+0x1030>)
  402d22:	f8c8 2000 	str.w	r2, [r8]
  402d26:	3301      	adds	r3, #1
  402d28:	3401      	adds	r4, #1
  402d2a:	2201      	movs	r2, #1
  402d2c:	2b07      	cmp	r3, #7
  402d2e:	9427      	str	r4, [sp, #156]	; 0x9c
  402d30:	9326      	str	r3, [sp, #152]	; 0x98
  402d32:	f8c8 2004 	str.w	r2, [r8, #4]
  402d36:	dc72      	bgt.n	402e1e <_svfprintf_r+0x108e>
  402d38:	f108 0808 	add.w	r8, r8, #8
  402d3c:	b929      	cbnz	r1, 402d4a <_svfprintf_r+0xfba>
  402d3e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d40:	b91b      	cbnz	r3, 402d4a <_svfprintf_r+0xfba>
  402d42:	9b07      	ldr	r3, [sp, #28]
  402d44:	07d8      	lsls	r0, r3, #31
  402d46:	f57f aa03 	bpl.w	402150 <_svfprintf_r+0x3c0>
  402d4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d4c:	9819      	ldr	r0, [sp, #100]	; 0x64
  402d4e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402d50:	f8c8 2000 	str.w	r2, [r8]
  402d54:	3301      	adds	r3, #1
  402d56:	4602      	mov	r2, r0
  402d58:	4422      	add	r2, r4
  402d5a:	2b07      	cmp	r3, #7
  402d5c:	9227      	str	r2, [sp, #156]	; 0x9c
  402d5e:	f8c8 0004 	str.w	r0, [r8, #4]
  402d62:	9326      	str	r3, [sp, #152]	; 0x98
  402d64:	f300 818d 	bgt.w	403082 <_svfprintf_r+0x12f2>
  402d68:	f108 0808 	add.w	r8, r8, #8
  402d6c:	2900      	cmp	r1, #0
  402d6e:	f2c0 8165 	blt.w	40303c <_svfprintf_r+0x12ac>
  402d72:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402d74:	f8c8 6000 	str.w	r6, [r8]
  402d78:	3301      	adds	r3, #1
  402d7a:	188c      	adds	r4, r1, r2
  402d7c:	2b07      	cmp	r3, #7
  402d7e:	9427      	str	r4, [sp, #156]	; 0x9c
  402d80:	9326      	str	r3, [sp, #152]	; 0x98
  402d82:	f8c8 1004 	str.w	r1, [r8, #4]
  402d86:	f77f a9e1 	ble.w	40214c <_svfprintf_r+0x3bc>
  402d8a:	e52c      	b.n	4027e6 <_svfprintf_r+0xa56>
  402d8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d8e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402d90:	6813      	ldr	r3, [r2, #0]
  402d92:	17cd      	asrs	r5, r1, #31
  402d94:	4608      	mov	r0, r1
  402d96:	3204      	adds	r2, #4
  402d98:	4629      	mov	r1, r5
  402d9a:	920f      	str	r2, [sp, #60]	; 0x3c
  402d9c:	e9c3 0100 	strd	r0, r1, [r3]
  402da0:	f7ff b81d 	b.w	401dde <_svfprintf_r+0x4e>
  402da4:	aa25      	add	r2, sp, #148	; 0x94
  402da6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402da8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402daa:	f002 f957 	bl	40505c <__ssprint_r>
  402dae:	2800      	cmp	r0, #0
  402db0:	f47f a8c0 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402db4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402db6:	46c8      	mov	r8, r9
  402db8:	e458      	b.n	40266c <_svfprintf_r+0x8dc>
  402dba:	bf00      	nop
  402dbc:	00406d0c 	.word	0x00406d0c
  402dc0:	00406cf8 	.word	0x00406cf8
  402dc4:	2140      	movs	r1, #64	; 0x40
  402dc6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402dc8:	f001 fa0c 	bl	4041e4 <_malloc_r>
  402dcc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402dce:	6010      	str	r0, [r2, #0]
  402dd0:	6110      	str	r0, [r2, #16]
  402dd2:	2800      	cmp	r0, #0
  402dd4:	f000 81f2 	beq.w	4031bc <_svfprintf_r+0x142c>
  402dd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402dda:	2340      	movs	r3, #64	; 0x40
  402ddc:	6153      	str	r3, [r2, #20]
  402dde:	f7fe bfee 	b.w	401dbe <_svfprintf_r+0x2e>
  402de2:	a823      	add	r0, sp, #140	; 0x8c
  402de4:	a920      	add	r1, sp, #128	; 0x80
  402de6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402de8:	9004      	str	r0, [sp, #16]
  402dea:	9103      	str	r1, [sp, #12]
  402dec:	a81f      	add	r0, sp, #124	; 0x7c
  402dee:	2103      	movs	r1, #3
  402df0:	9002      	str	r0, [sp, #8]
  402df2:	9a08      	ldr	r2, [sp, #32]
  402df4:	9401      	str	r4, [sp, #4]
  402df6:	463b      	mov	r3, r7
  402df8:	9100      	str	r1, [sp, #0]
  402dfa:	980c      	ldr	r0, [sp, #48]	; 0x30
  402dfc:	f000 fa9c 	bl	403338 <_dtoa_r>
  402e00:	4625      	mov	r5, r4
  402e02:	4606      	mov	r6, r0
  402e04:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e06:	2b46      	cmp	r3, #70	; 0x46
  402e08:	eb06 0405 	add.w	r4, r6, r5
  402e0c:	f47f af29 	bne.w	402c62 <_svfprintf_r+0xed2>
  402e10:	7833      	ldrb	r3, [r6, #0]
  402e12:	2b30      	cmp	r3, #48	; 0x30
  402e14:	f000 8178 	beq.w	403108 <_svfprintf_r+0x1378>
  402e18:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402e1a:	442c      	add	r4, r5
  402e1c:	e721      	b.n	402c62 <_svfprintf_r+0xed2>
  402e1e:	aa25      	add	r2, sp, #148	; 0x94
  402e20:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e22:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e24:	f002 f91a 	bl	40505c <__ssprint_r>
  402e28:	2800      	cmp	r0, #0
  402e2a:	f47f a883 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402e2e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402e30:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e32:	46c8      	mov	r8, r9
  402e34:	e782      	b.n	402d3c <_svfprintf_r+0xfac>
  402e36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e38:	2b00      	cmp	r3, #0
  402e3a:	bf08      	it	eq
  402e3c:	2301      	moveq	r3, #1
  402e3e:	930a      	str	r3, [sp, #40]	; 0x28
  402e40:	e6db      	b.n	402bfa <_svfprintf_r+0xe6a>
  402e42:	4630      	mov	r0, r6
  402e44:	940a      	str	r4, [sp, #40]	; 0x28
  402e46:	f002 f89b 	bl	404f80 <strlen>
  402e4a:	950f      	str	r5, [sp, #60]	; 0x3c
  402e4c:	900e      	str	r0, [sp, #56]	; 0x38
  402e4e:	f8cd b01c 	str.w	fp, [sp, #28]
  402e52:	4603      	mov	r3, r0
  402e54:	f7ff b9f9 	b.w	40224a <_svfprintf_r+0x4ba>
  402e58:	272d      	movs	r7, #45	; 0x2d
  402e5a:	2300      	movs	r3, #0
  402e5c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402e60:	930a      	str	r3, [sp, #40]	; 0x28
  402e62:	f7ff b8ae 	b.w	401fc2 <_svfprintf_r+0x232>
  402e66:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402e68:	9312      	str	r3, [sp, #72]	; 0x48
  402e6a:	461a      	mov	r2, r3
  402e6c:	3303      	adds	r3, #3
  402e6e:	db04      	blt.n	402e7a <_svfprintf_r+0x10ea>
  402e70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e72:	4619      	mov	r1, r3
  402e74:	4291      	cmp	r1, r2
  402e76:	f6bf af17 	bge.w	402ca8 <_svfprintf_r+0xf18>
  402e7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e7c:	3b02      	subs	r3, #2
  402e7e:	9311      	str	r3, [sp, #68]	; 0x44
  402e80:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402e84:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402e88:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e8a:	3b01      	subs	r3, #1
  402e8c:	2b00      	cmp	r3, #0
  402e8e:	931f      	str	r3, [sp, #124]	; 0x7c
  402e90:	bfbd      	ittte	lt
  402e92:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402e94:	f1c3 0301 	rsblt	r3, r3, #1
  402e98:	222d      	movlt	r2, #45	; 0x2d
  402e9a:	222b      	movge	r2, #43	; 0x2b
  402e9c:	2b09      	cmp	r3, #9
  402e9e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402ea2:	f340 8116 	ble.w	4030d2 <_svfprintf_r+0x1342>
  402ea6:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402eaa:	4620      	mov	r0, r4
  402eac:	4dab      	ldr	r5, [pc, #684]	; (40315c <_svfprintf_r+0x13cc>)
  402eae:	e000      	b.n	402eb2 <_svfprintf_r+0x1122>
  402eb0:	4610      	mov	r0, r2
  402eb2:	fb85 1203 	smull	r1, r2, r5, r3
  402eb6:	17d9      	asrs	r1, r3, #31
  402eb8:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402ebc:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402ec0:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402ec4:	3230      	adds	r2, #48	; 0x30
  402ec6:	2909      	cmp	r1, #9
  402ec8:	f800 2c01 	strb.w	r2, [r0, #-1]
  402ecc:	460b      	mov	r3, r1
  402ece:	f100 32ff 	add.w	r2, r0, #4294967295
  402ed2:	dced      	bgt.n	402eb0 <_svfprintf_r+0x1120>
  402ed4:	3330      	adds	r3, #48	; 0x30
  402ed6:	3802      	subs	r0, #2
  402ed8:	b2d9      	uxtb	r1, r3
  402eda:	4284      	cmp	r4, r0
  402edc:	f802 1c01 	strb.w	r1, [r2, #-1]
  402ee0:	f240 8165 	bls.w	4031ae <_svfprintf_r+0x141e>
  402ee4:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402ee8:	4613      	mov	r3, r2
  402eea:	e001      	b.n	402ef0 <_svfprintf_r+0x1160>
  402eec:	f813 1b01 	ldrb.w	r1, [r3], #1
  402ef0:	f800 1b01 	strb.w	r1, [r0], #1
  402ef4:	42a3      	cmp	r3, r4
  402ef6:	d1f9      	bne.n	402eec <_svfprintf_r+0x115c>
  402ef8:	3301      	adds	r3, #1
  402efa:	1a9b      	subs	r3, r3, r2
  402efc:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402f00:	4413      	add	r3, r2
  402f02:	aa21      	add	r2, sp, #132	; 0x84
  402f04:	1a9b      	subs	r3, r3, r2
  402f06:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402f08:	931b      	str	r3, [sp, #108]	; 0x6c
  402f0a:	2a01      	cmp	r2, #1
  402f0c:	4413      	add	r3, r2
  402f0e:	930e      	str	r3, [sp, #56]	; 0x38
  402f10:	f340 8119 	ble.w	403146 <_svfprintf_r+0x13b6>
  402f14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f16:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402f18:	4413      	add	r3, r2
  402f1a:	930e      	str	r3, [sp, #56]	; 0x38
  402f1c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402f20:	9308      	str	r3, [sp, #32]
  402f22:	2300      	movs	r3, #0
  402f24:	9312      	str	r3, [sp, #72]	; 0x48
  402f26:	e6cf      	b.n	402cc8 <_svfprintf_r+0xf38>
  402f28:	aa25      	add	r2, sp, #148	; 0x94
  402f2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f2c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f2e:	f002 f895 	bl	40505c <__ssprint_r>
  402f32:	2800      	cmp	r0, #0
  402f34:	f47e affe 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402f38:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f3a:	46c8      	mov	r8, r9
  402f3c:	e4d7      	b.n	4028ee <_svfprintf_r+0xb5e>
  402f3e:	4623      	mov	r3, r4
  402f40:	e6a2      	b.n	402c88 <_svfprintf_r+0xef8>
  402f42:	aa25      	add	r2, sp, #148	; 0x94
  402f44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f46:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f48:	f002 f888 	bl	40505c <__ssprint_r>
  402f4c:	2800      	cmp	r0, #0
  402f4e:	f47e aff1 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402f52:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402f54:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f56:	46c8      	mov	r8, r9
  402f58:	e5ae      	b.n	402ab8 <_svfprintf_r+0xd28>
  402f5a:	aa25      	add	r2, sp, #148	; 0x94
  402f5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f5e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f60:	f002 f87c 	bl	40505c <__ssprint_r>
  402f64:	2800      	cmp	r0, #0
  402f66:	f47e afe5 	bne.w	401f34 <_svfprintf_r+0x1a4>
  402f6a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402f6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f6e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f70:	1a9a      	subs	r2, r3, r2
  402f72:	46c8      	mov	r8, r9
  402f74:	e5b8      	b.n	402ae8 <_svfprintf_r+0xd58>
  402f76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f78:	9612      	str	r6, [sp, #72]	; 0x48
  402f7a:	2b06      	cmp	r3, #6
  402f7c:	bf28      	it	cs
  402f7e:	2306      	movcs	r3, #6
  402f80:	960a      	str	r6, [sp, #40]	; 0x28
  402f82:	4637      	mov	r7, r6
  402f84:	9308      	str	r3, [sp, #32]
  402f86:	950f      	str	r5, [sp, #60]	; 0x3c
  402f88:	f8cd b01c 	str.w	fp, [sp, #28]
  402f8c:	930e      	str	r3, [sp, #56]	; 0x38
  402f8e:	4e74      	ldr	r6, [pc, #464]	; (403160 <_svfprintf_r+0x13d0>)
  402f90:	f7ff b816 	b.w	401fc0 <_svfprintf_r+0x230>
  402f94:	a823      	add	r0, sp, #140	; 0x8c
  402f96:	a920      	add	r1, sp, #128	; 0x80
  402f98:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402f9a:	9004      	str	r0, [sp, #16]
  402f9c:	9103      	str	r1, [sp, #12]
  402f9e:	a81f      	add	r0, sp, #124	; 0x7c
  402fa0:	2103      	movs	r1, #3
  402fa2:	9002      	str	r0, [sp, #8]
  402fa4:	9a08      	ldr	r2, [sp, #32]
  402fa6:	9501      	str	r5, [sp, #4]
  402fa8:	463b      	mov	r3, r7
  402faa:	9100      	str	r1, [sp, #0]
  402fac:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fae:	f000 f9c3 	bl	403338 <_dtoa_r>
  402fb2:	4606      	mov	r6, r0
  402fb4:	1944      	adds	r4, r0, r5
  402fb6:	e72b      	b.n	402e10 <_svfprintf_r+0x1080>
  402fb8:	2306      	movs	r3, #6
  402fba:	930a      	str	r3, [sp, #40]	; 0x28
  402fbc:	e61d      	b.n	402bfa <_svfprintf_r+0xe6a>
  402fbe:	272d      	movs	r7, #45	; 0x2d
  402fc0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402fc4:	f7ff bacd 	b.w	402562 <_svfprintf_r+0x7d2>
  402fc8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402fca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402fcc:	4413      	add	r3, r2
  402fce:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402fd0:	930e      	str	r3, [sp, #56]	; 0x38
  402fd2:	2a00      	cmp	r2, #0
  402fd4:	f340 80b0 	ble.w	403138 <_svfprintf_r+0x13a8>
  402fd8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402fdc:	9308      	str	r3, [sp, #32]
  402fde:	2367      	movs	r3, #103	; 0x67
  402fe0:	9311      	str	r3, [sp, #68]	; 0x44
  402fe2:	e671      	b.n	402cc8 <_svfprintf_r+0xf38>
  402fe4:	2b00      	cmp	r3, #0
  402fe6:	f340 80c3 	ble.w	403170 <_svfprintf_r+0x13e0>
  402fea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402fec:	2a00      	cmp	r2, #0
  402fee:	f040 8099 	bne.w	403124 <_svfprintf_r+0x1394>
  402ff2:	f01b 0f01 	tst.w	fp, #1
  402ff6:	f040 8095 	bne.w	403124 <_svfprintf_r+0x1394>
  402ffa:	9308      	str	r3, [sp, #32]
  402ffc:	930e      	str	r3, [sp, #56]	; 0x38
  402ffe:	e663      	b.n	402cc8 <_svfprintf_r+0xf38>
  403000:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403002:	9308      	str	r3, [sp, #32]
  403004:	930e      	str	r3, [sp, #56]	; 0x38
  403006:	900a      	str	r0, [sp, #40]	; 0x28
  403008:	950f      	str	r5, [sp, #60]	; 0x3c
  40300a:	f8cd b01c 	str.w	fp, [sp, #28]
  40300e:	9012      	str	r0, [sp, #72]	; 0x48
  403010:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403014:	f7fe bfd4 	b.w	401fc0 <_svfprintf_r+0x230>
  403018:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40301a:	2b47      	cmp	r3, #71	; 0x47
  40301c:	f47f ae20 	bne.w	402c60 <_svfprintf_r+0xed0>
  403020:	f01b 0f01 	tst.w	fp, #1
  403024:	f47f aeee 	bne.w	402e04 <_svfprintf_r+0x1074>
  403028:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40302a:	1b9b      	subs	r3, r3, r6
  40302c:	9313      	str	r3, [sp, #76]	; 0x4c
  40302e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403030:	2b47      	cmp	r3, #71	; 0x47
  403032:	f43f af18 	beq.w	402e66 <_svfprintf_r+0x10d6>
  403036:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403038:	9312      	str	r3, [sp, #72]	; 0x48
  40303a:	e721      	b.n	402e80 <_svfprintf_r+0x10f0>
  40303c:	424f      	negs	r7, r1
  40303e:	3110      	adds	r1, #16
  403040:	4d48      	ldr	r5, [pc, #288]	; (403164 <_svfprintf_r+0x13d4>)
  403042:	da2f      	bge.n	4030a4 <_svfprintf_r+0x1314>
  403044:	2410      	movs	r4, #16
  403046:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40304a:	e004      	b.n	403056 <_svfprintf_r+0x12c6>
  40304c:	f108 0808 	add.w	r8, r8, #8
  403050:	3f10      	subs	r7, #16
  403052:	2f10      	cmp	r7, #16
  403054:	dd26      	ble.n	4030a4 <_svfprintf_r+0x1314>
  403056:	3301      	adds	r3, #1
  403058:	3210      	adds	r2, #16
  40305a:	2b07      	cmp	r3, #7
  40305c:	9227      	str	r2, [sp, #156]	; 0x9c
  40305e:	9326      	str	r3, [sp, #152]	; 0x98
  403060:	f8c8 5000 	str.w	r5, [r8]
  403064:	f8c8 4004 	str.w	r4, [r8, #4]
  403068:	ddf0      	ble.n	40304c <_svfprintf_r+0x12bc>
  40306a:	aa25      	add	r2, sp, #148	; 0x94
  40306c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40306e:	4658      	mov	r0, fp
  403070:	f001 fff4 	bl	40505c <__ssprint_r>
  403074:	2800      	cmp	r0, #0
  403076:	f47e af5d 	bne.w	401f34 <_svfprintf_r+0x1a4>
  40307a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40307c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40307e:	46c8      	mov	r8, r9
  403080:	e7e6      	b.n	403050 <_svfprintf_r+0x12c0>
  403082:	aa25      	add	r2, sp, #148	; 0x94
  403084:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403086:	980c      	ldr	r0, [sp, #48]	; 0x30
  403088:	f001 ffe8 	bl	40505c <__ssprint_r>
  40308c:	2800      	cmp	r0, #0
  40308e:	f47e af51 	bne.w	401f34 <_svfprintf_r+0x1a4>
  403092:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403094:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403096:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403098:	46c8      	mov	r8, r9
  40309a:	e667      	b.n	402d6c <_svfprintf_r+0xfdc>
  40309c:	2000      	movs	r0, #0
  40309e:	900a      	str	r0, [sp, #40]	; 0x28
  4030a0:	f7fe bed0 	b.w	401e44 <_svfprintf_r+0xb4>
  4030a4:	3301      	adds	r3, #1
  4030a6:	443a      	add	r2, r7
  4030a8:	2b07      	cmp	r3, #7
  4030aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4030ae:	9227      	str	r2, [sp, #156]	; 0x9c
  4030b0:	9326      	str	r3, [sp, #152]	; 0x98
  4030b2:	f108 0808 	add.w	r8, r8, #8
  4030b6:	f77f ae5c 	ble.w	402d72 <_svfprintf_r+0xfe2>
  4030ba:	aa25      	add	r2, sp, #148	; 0x94
  4030bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030be:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030c0:	f001 ffcc 	bl	40505c <__ssprint_r>
  4030c4:	2800      	cmp	r0, #0
  4030c6:	f47e af35 	bne.w	401f34 <_svfprintf_r+0x1a4>
  4030ca:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4030cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030ce:	46c8      	mov	r8, r9
  4030d0:	e64f      	b.n	402d72 <_svfprintf_r+0xfe2>
  4030d2:	3330      	adds	r3, #48	; 0x30
  4030d4:	2230      	movs	r2, #48	; 0x30
  4030d6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4030da:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4030de:	ab22      	add	r3, sp, #136	; 0x88
  4030e0:	e70f      	b.n	402f02 <_svfprintf_r+0x1172>
  4030e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4030e4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4030e6:	4413      	add	r3, r2
  4030e8:	930e      	str	r3, [sp, #56]	; 0x38
  4030ea:	e775      	b.n	402fd8 <_svfprintf_r+0x1248>
  4030ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4030ee:	e5cb      	b.n	402c88 <_svfprintf_r+0xef8>
  4030f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4030f2:	4e1d      	ldr	r6, [pc, #116]	; (403168 <_svfprintf_r+0x13d8>)
  4030f4:	2b00      	cmp	r3, #0
  4030f6:	bfb6      	itet	lt
  4030f8:	272d      	movlt	r7, #45	; 0x2d
  4030fa:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4030fe:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  403102:	4b1a      	ldr	r3, [pc, #104]	; (40316c <_svfprintf_r+0x13dc>)
  403104:	f7ff ba2f 	b.w	402566 <_svfprintf_r+0x7d6>
  403108:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40310a:	9808      	ldr	r0, [sp, #32]
  40310c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40310e:	4639      	mov	r1, r7
  403110:	f003 f838 	bl	406184 <__aeabi_dcmpeq>
  403114:	2800      	cmp	r0, #0
  403116:	f47f ae7f 	bne.w	402e18 <_svfprintf_r+0x1088>
  40311a:	f1c5 0501 	rsb	r5, r5, #1
  40311e:	951f      	str	r5, [sp, #124]	; 0x7c
  403120:	442c      	add	r4, r5
  403122:	e59e      	b.n	402c62 <_svfprintf_r+0xed2>
  403124:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403126:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403128:	4413      	add	r3, r2
  40312a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40312c:	441a      	add	r2, r3
  40312e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403132:	920e      	str	r2, [sp, #56]	; 0x38
  403134:	9308      	str	r3, [sp, #32]
  403136:	e5c7      	b.n	402cc8 <_svfprintf_r+0xf38>
  403138:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40313a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40313c:	f1c3 0301 	rsb	r3, r3, #1
  403140:	441a      	add	r2, r3
  403142:	4613      	mov	r3, r2
  403144:	e7d0      	b.n	4030e8 <_svfprintf_r+0x1358>
  403146:	f01b 0301 	ands.w	r3, fp, #1
  40314a:	9312      	str	r3, [sp, #72]	; 0x48
  40314c:	f47f aee2 	bne.w	402f14 <_svfprintf_r+0x1184>
  403150:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403152:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403156:	9308      	str	r3, [sp, #32]
  403158:	e5b6      	b.n	402cc8 <_svfprintf_r+0xf38>
  40315a:	bf00      	nop
  40315c:	66666667 	.word	0x66666667
  403160:	00406cf0 	.word	0x00406cf0
  403164:	00406d0c 	.word	0x00406d0c
  403168:	00406cc4 	.word	0x00406cc4
  40316c:	00406cc0 	.word	0x00406cc0
  403170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403172:	b913      	cbnz	r3, 40317a <_svfprintf_r+0x13ea>
  403174:	f01b 0f01 	tst.w	fp, #1
  403178:	d002      	beq.n	403180 <_svfprintf_r+0x13f0>
  40317a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40317c:	3301      	adds	r3, #1
  40317e:	e7d4      	b.n	40312a <_svfprintf_r+0x139a>
  403180:	2301      	movs	r3, #1
  403182:	e73a      	b.n	402ffa <_svfprintf_r+0x126a>
  403184:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403186:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40318a:	6828      	ldr	r0, [r5, #0]
  40318c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403190:	900a      	str	r0, [sp, #40]	; 0x28
  403192:	4628      	mov	r0, r5
  403194:	3004      	adds	r0, #4
  403196:	46a2      	mov	sl, r4
  403198:	900f      	str	r0, [sp, #60]	; 0x3c
  40319a:	f7fe be51 	b.w	401e40 <_svfprintf_r+0xb0>
  40319e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031a2:	f7ff b867 	b.w	402274 <_svfprintf_r+0x4e4>
  4031a6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031aa:	f7ff ba15 	b.w	4025d8 <_svfprintf_r+0x848>
  4031ae:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4031b2:	e6a6      	b.n	402f02 <_svfprintf_r+0x1172>
  4031b4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031b8:	f7ff b8eb 	b.w	402392 <_svfprintf_r+0x602>
  4031bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4031be:	230c      	movs	r3, #12
  4031c0:	6013      	str	r3, [r2, #0]
  4031c2:	f04f 33ff 	mov.w	r3, #4294967295
  4031c6:	9309      	str	r3, [sp, #36]	; 0x24
  4031c8:	f7fe bebd 	b.w	401f46 <_svfprintf_r+0x1b6>
  4031cc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031d0:	f7ff b99a 	b.w	402508 <_svfprintf_r+0x778>
  4031d4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031d8:	f7ff b976 	b.w	4024c8 <_svfprintf_r+0x738>
  4031dc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031e0:	f7ff b959 	b.w	402496 <_svfprintf_r+0x706>
  4031e4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031e8:	f7ff b912 	b.w	402410 <_svfprintf_r+0x680>

004031ec <register_fini>:
  4031ec:	4b02      	ldr	r3, [pc, #8]	; (4031f8 <register_fini+0xc>)
  4031ee:	b113      	cbz	r3, 4031f6 <register_fini+0xa>
  4031f0:	4802      	ldr	r0, [pc, #8]	; (4031fc <register_fini+0x10>)
  4031f2:	f000 b805 	b.w	403200 <atexit>
  4031f6:	4770      	bx	lr
  4031f8:	00000000 	.word	0x00000000
  4031fc:	0040418d 	.word	0x0040418d

00403200 <atexit>:
  403200:	2300      	movs	r3, #0
  403202:	4601      	mov	r1, r0
  403204:	461a      	mov	r2, r3
  403206:	4618      	mov	r0, r3
  403208:	f001 bfa6 	b.w	405158 <__register_exitproc>

0040320c <quorem>:
  40320c:	6902      	ldr	r2, [r0, #16]
  40320e:	690b      	ldr	r3, [r1, #16]
  403210:	4293      	cmp	r3, r2
  403212:	f300 808d 	bgt.w	403330 <quorem+0x124>
  403216:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40321a:	f103 38ff 	add.w	r8, r3, #4294967295
  40321e:	f101 0714 	add.w	r7, r1, #20
  403222:	f100 0b14 	add.w	fp, r0, #20
  403226:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40322a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40322e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403232:	b083      	sub	sp, #12
  403234:	3201      	adds	r2, #1
  403236:	fbb3 f9f2 	udiv	r9, r3, r2
  40323a:	eb0b 0304 	add.w	r3, fp, r4
  40323e:	9400      	str	r4, [sp, #0]
  403240:	eb07 0a04 	add.w	sl, r7, r4
  403244:	9301      	str	r3, [sp, #4]
  403246:	f1b9 0f00 	cmp.w	r9, #0
  40324a:	d039      	beq.n	4032c0 <quorem+0xb4>
  40324c:	2500      	movs	r5, #0
  40324e:	462e      	mov	r6, r5
  403250:	46bc      	mov	ip, r7
  403252:	46de      	mov	lr, fp
  403254:	f85c 4b04 	ldr.w	r4, [ip], #4
  403258:	f8de 3000 	ldr.w	r3, [lr]
  40325c:	b2a2      	uxth	r2, r4
  40325e:	fb09 5502 	mla	r5, r9, r2, r5
  403262:	0c22      	lsrs	r2, r4, #16
  403264:	0c2c      	lsrs	r4, r5, #16
  403266:	fb09 4202 	mla	r2, r9, r2, r4
  40326a:	b2ad      	uxth	r5, r5
  40326c:	1b75      	subs	r5, r6, r5
  40326e:	b296      	uxth	r6, r2
  403270:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403274:	fa15 f383 	uxtah	r3, r5, r3
  403278:	eb06 4623 	add.w	r6, r6, r3, asr #16
  40327c:	b29b      	uxth	r3, r3
  40327e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403282:	45e2      	cmp	sl, ip
  403284:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403288:	f84e 3b04 	str.w	r3, [lr], #4
  40328c:	ea4f 4626 	mov.w	r6, r6, asr #16
  403290:	d2e0      	bcs.n	403254 <quorem+0x48>
  403292:	9b00      	ldr	r3, [sp, #0]
  403294:	f85b 3003 	ldr.w	r3, [fp, r3]
  403298:	b993      	cbnz	r3, 4032c0 <quorem+0xb4>
  40329a:	9c01      	ldr	r4, [sp, #4]
  40329c:	1f23      	subs	r3, r4, #4
  40329e:	459b      	cmp	fp, r3
  4032a0:	d20c      	bcs.n	4032bc <quorem+0xb0>
  4032a2:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4032a6:	b94b      	cbnz	r3, 4032bc <quorem+0xb0>
  4032a8:	f1a4 0308 	sub.w	r3, r4, #8
  4032ac:	e002      	b.n	4032b4 <quorem+0xa8>
  4032ae:	681a      	ldr	r2, [r3, #0]
  4032b0:	3b04      	subs	r3, #4
  4032b2:	b91a      	cbnz	r2, 4032bc <quorem+0xb0>
  4032b4:	459b      	cmp	fp, r3
  4032b6:	f108 38ff 	add.w	r8, r8, #4294967295
  4032ba:	d3f8      	bcc.n	4032ae <quorem+0xa2>
  4032bc:	f8c0 8010 	str.w	r8, [r0, #16]
  4032c0:	4604      	mov	r4, r0
  4032c2:	f001 fd39 	bl	404d38 <__mcmp>
  4032c6:	2800      	cmp	r0, #0
  4032c8:	db2e      	blt.n	403328 <quorem+0x11c>
  4032ca:	f109 0901 	add.w	r9, r9, #1
  4032ce:	465d      	mov	r5, fp
  4032d0:	2300      	movs	r3, #0
  4032d2:	f857 1b04 	ldr.w	r1, [r7], #4
  4032d6:	6828      	ldr	r0, [r5, #0]
  4032d8:	b28a      	uxth	r2, r1
  4032da:	1a9a      	subs	r2, r3, r2
  4032dc:	0c0b      	lsrs	r3, r1, #16
  4032de:	fa12 f280 	uxtah	r2, r2, r0
  4032e2:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4032e6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4032ea:	b292      	uxth	r2, r2
  4032ec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4032f0:	45ba      	cmp	sl, r7
  4032f2:	f845 2b04 	str.w	r2, [r5], #4
  4032f6:	ea4f 4323 	mov.w	r3, r3, asr #16
  4032fa:	d2ea      	bcs.n	4032d2 <quorem+0xc6>
  4032fc:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403300:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403304:	b982      	cbnz	r2, 403328 <quorem+0x11c>
  403306:	1f1a      	subs	r2, r3, #4
  403308:	4593      	cmp	fp, r2
  40330a:	d20b      	bcs.n	403324 <quorem+0x118>
  40330c:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403310:	b942      	cbnz	r2, 403324 <quorem+0x118>
  403312:	3b08      	subs	r3, #8
  403314:	e002      	b.n	40331c <quorem+0x110>
  403316:	681a      	ldr	r2, [r3, #0]
  403318:	3b04      	subs	r3, #4
  40331a:	b91a      	cbnz	r2, 403324 <quorem+0x118>
  40331c:	459b      	cmp	fp, r3
  40331e:	f108 38ff 	add.w	r8, r8, #4294967295
  403322:	d3f8      	bcc.n	403316 <quorem+0x10a>
  403324:	f8c4 8010 	str.w	r8, [r4, #16]
  403328:	4648      	mov	r0, r9
  40332a:	b003      	add	sp, #12
  40332c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403330:	2000      	movs	r0, #0
  403332:	4770      	bx	lr
  403334:	0000      	movs	r0, r0
	...

00403338 <_dtoa_r>:
  403338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40333c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40333e:	b09b      	sub	sp, #108	; 0x6c
  403340:	4604      	mov	r4, r0
  403342:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403344:	4692      	mov	sl, r2
  403346:	469b      	mov	fp, r3
  403348:	b141      	cbz	r1, 40335c <_dtoa_r+0x24>
  40334a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40334c:	604a      	str	r2, [r1, #4]
  40334e:	2301      	movs	r3, #1
  403350:	4093      	lsls	r3, r2
  403352:	608b      	str	r3, [r1, #8]
  403354:	f001 fb18 	bl	404988 <_Bfree>
  403358:	2300      	movs	r3, #0
  40335a:	6423      	str	r3, [r4, #64]	; 0x40
  40335c:	f1bb 0f00 	cmp.w	fp, #0
  403360:	465d      	mov	r5, fp
  403362:	db35      	blt.n	4033d0 <_dtoa_r+0x98>
  403364:	2300      	movs	r3, #0
  403366:	6033      	str	r3, [r6, #0]
  403368:	4b9d      	ldr	r3, [pc, #628]	; (4035e0 <_dtoa_r+0x2a8>)
  40336a:	43ab      	bics	r3, r5
  40336c:	d015      	beq.n	40339a <_dtoa_r+0x62>
  40336e:	4650      	mov	r0, sl
  403370:	4659      	mov	r1, fp
  403372:	2200      	movs	r2, #0
  403374:	2300      	movs	r3, #0
  403376:	f002 ff05 	bl	406184 <__aeabi_dcmpeq>
  40337a:	4680      	mov	r8, r0
  40337c:	2800      	cmp	r0, #0
  40337e:	d02d      	beq.n	4033dc <_dtoa_r+0xa4>
  403380:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403382:	2301      	movs	r3, #1
  403384:	6013      	str	r3, [r2, #0]
  403386:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403388:	2b00      	cmp	r3, #0
  40338a:	f000 80bd 	beq.w	403508 <_dtoa_r+0x1d0>
  40338e:	4895      	ldr	r0, [pc, #596]	; (4035e4 <_dtoa_r+0x2ac>)
  403390:	6018      	str	r0, [r3, #0]
  403392:	3801      	subs	r0, #1
  403394:	b01b      	add	sp, #108	; 0x6c
  403396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40339a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40339c:	f242 730f 	movw	r3, #9999	; 0x270f
  4033a0:	6013      	str	r3, [r2, #0]
  4033a2:	f1ba 0f00 	cmp.w	sl, #0
  4033a6:	d10d      	bne.n	4033c4 <_dtoa_r+0x8c>
  4033a8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4033ac:	b955      	cbnz	r5, 4033c4 <_dtoa_r+0x8c>
  4033ae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4033b0:	488d      	ldr	r0, [pc, #564]	; (4035e8 <_dtoa_r+0x2b0>)
  4033b2:	2b00      	cmp	r3, #0
  4033b4:	d0ee      	beq.n	403394 <_dtoa_r+0x5c>
  4033b6:	f100 0308 	add.w	r3, r0, #8
  4033ba:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4033bc:	6013      	str	r3, [r2, #0]
  4033be:	b01b      	add	sp, #108	; 0x6c
  4033c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033c4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4033c6:	4889      	ldr	r0, [pc, #548]	; (4035ec <_dtoa_r+0x2b4>)
  4033c8:	2b00      	cmp	r3, #0
  4033ca:	d0e3      	beq.n	403394 <_dtoa_r+0x5c>
  4033cc:	1cc3      	adds	r3, r0, #3
  4033ce:	e7f4      	b.n	4033ba <_dtoa_r+0x82>
  4033d0:	2301      	movs	r3, #1
  4033d2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4033d6:	6033      	str	r3, [r6, #0]
  4033d8:	46ab      	mov	fp, r5
  4033da:	e7c5      	b.n	403368 <_dtoa_r+0x30>
  4033dc:	aa18      	add	r2, sp, #96	; 0x60
  4033de:	ab19      	add	r3, sp, #100	; 0x64
  4033e0:	9201      	str	r2, [sp, #4]
  4033e2:	9300      	str	r3, [sp, #0]
  4033e4:	4652      	mov	r2, sl
  4033e6:	465b      	mov	r3, fp
  4033e8:	4620      	mov	r0, r4
  4033ea:	f001 fd45 	bl	404e78 <__d2b>
  4033ee:	0d2b      	lsrs	r3, r5, #20
  4033f0:	4681      	mov	r9, r0
  4033f2:	d071      	beq.n	4034d8 <_dtoa_r+0x1a0>
  4033f4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4033f8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4033fc:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4033fe:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403402:	4650      	mov	r0, sl
  403404:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403408:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40340c:	2200      	movs	r2, #0
  40340e:	4b78      	ldr	r3, [pc, #480]	; (4035f0 <_dtoa_r+0x2b8>)
  403410:	f002 fa9c 	bl	40594c <__aeabi_dsub>
  403414:	a36c      	add	r3, pc, #432	; (adr r3, 4035c8 <_dtoa_r+0x290>)
  403416:	e9d3 2300 	ldrd	r2, r3, [r3]
  40341a:	f002 fc4b 	bl	405cb4 <__aeabi_dmul>
  40341e:	a36c      	add	r3, pc, #432	; (adr r3, 4035d0 <_dtoa_r+0x298>)
  403420:	e9d3 2300 	ldrd	r2, r3, [r3]
  403424:	f002 fa94 	bl	405950 <__adddf3>
  403428:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40342c:	4630      	mov	r0, r6
  40342e:	f002 fbdb 	bl	405be8 <__aeabi_i2d>
  403432:	a369      	add	r3, pc, #420	; (adr r3, 4035d8 <_dtoa_r+0x2a0>)
  403434:	e9d3 2300 	ldrd	r2, r3, [r3]
  403438:	f002 fc3c 	bl	405cb4 <__aeabi_dmul>
  40343c:	4602      	mov	r2, r0
  40343e:	460b      	mov	r3, r1
  403440:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403444:	f002 fa84 	bl	405950 <__adddf3>
  403448:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40344c:	f002 fee2 	bl	406214 <__aeabi_d2iz>
  403450:	2200      	movs	r2, #0
  403452:	9002      	str	r0, [sp, #8]
  403454:	2300      	movs	r3, #0
  403456:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40345a:	f002 fe9d 	bl	406198 <__aeabi_dcmplt>
  40345e:	2800      	cmp	r0, #0
  403460:	f040 8173 	bne.w	40374a <_dtoa_r+0x412>
  403464:	9d02      	ldr	r5, [sp, #8]
  403466:	2d16      	cmp	r5, #22
  403468:	f200 815d 	bhi.w	403726 <_dtoa_r+0x3ee>
  40346c:	4b61      	ldr	r3, [pc, #388]	; (4035f4 <_dtoa_r+0x2bc>)
  40346e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403472:	e9d3 0100 	ldrd	r0, r1, [r3]
  403476:	4652      	mov	r2, sl
  403478:	465b      	mov	r3, fp
  40347a:	f002 feab 	bl	4061d4 <__aeabi_dcmpgt>
  40347e:	2800      	cmp	r0, #0
  403480:	f000 81c5 	beq.w	40380e <_dtoa_r+0x4d6>
  403484:	1e6b      	subs	r3, r5, #1
  403486:	9302      	str	r3, [sp, #8]
  403488:	2300      	movs	r3, #0
  40348a:	930e      	str	r3, [sp, #56]	; 0x38
  40348c:	1bbf      	subs	r7, r7, r6
  40348e:	1e7b      	subs	r3, r7, #1
  403490:	9306      	str	r3, [sp, #24]
  403492:	f100 8154 	bmi.w	40373e <_dtoa_r+0x406>
  403496:	2300      	movs	r3, #0
  403498:	9308      	str	r3, [sp, #32]
  40349a:	9b02      	ldr	r3, [sp, #8]
  40349c:	2b00      	cmp	r3, #0
  40349e:	f2c0 8145 	blt.w	40372c <_dtoa_r+0x3f4>
  4034a2:	9a06      	ldr	r2, [sp, #24]
  4034a4:	930d      	str	r3, [sp, #52]	; 0x34
  4034a6:	4611      	mov	r1, r2
  4034a8:	4419      	add	r1, r3
  4034aa:	2300      	movs	r3, #0
  4034ac:	9106      	str	r1, [sp, #24]
  4034ae:	930c      	str	r3, [sp, #48]	; 0x30
  4034b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034b2:	2b09      	cmp	r3, #9
  4034b4:	d82a      	bhi.n	40350c <_dtoa_r+0x1d4>
  4034b6:	2b05      	cmp	r3, #5
  4034b8:	f340 865b 	ble.w	404172 <_dtoa_r+0xe3a>
  4034bc:	3b04      	subs	r3, #4
  4034be:	9324      	str	r3, [sp, #144]	; 0x90
  4034c0:	2500      	movs	r5, #0
  4034c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034c4:	3b02      	subs	r3, #2
  4034c6:	2b03      	cmp	r3, #3
  4034c8:	f200 8642 	bhi.w	404150 <_dtoa_r+0xe18>
  4034cc:	e8df f013 	tbh	[pc, r3, lsl #1]
  4034d0:	02c903d4 	.word	0x02c903d4
  4034d4:	046103df 	.word	0x046103df
  4034d8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4034da:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4034dc:	443e      	add	r6, r7
  4034de:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4034e2:	2b20      	cmp	r3, #32
  4034e4:	f340 818e 	ble.w	403804 <_dtoa_r+0x4cc>
  4034e8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4034ec:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4034f0:	409d      	lsls	r5, r3
  4034f2:	fa2a f000 	lsr.w	r0, sl, r0
  4034f6:	4328      	orrs	r0, r5
  4034f8:	f002 fb66 	bl	405bc8 <__aeabi_ui2d>
  4034fc:	2301      	movs	r3, #1
  4034fe:	3e01      	subs	r6, #1
  403500:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403504:	9314      	str	r3, [sp, #80]	; 0x50
  403506:	e781      	b.n	40340c <_dtoa_r+0xd4>
  403508:	483b      	ldr	r0, [pc, #236]	; (4035f8 <_dtoa_r+0x2c0>)
  40350a:	e743      	b.n	403394 <_dtoa_r+0x5c>
  40350c:	2100      	movs	r1, #0
  40350e:	6461      	str	r1, [r4, #68]	; 0x44
  403510:	4620      	mov	r0, r4
  403512:	9125      	str	r1, [sp, #148]	; 0x94
  403514:	f001 fa12 	bl	40493c <_Balloc>
  403518:	f04f 33ff 	mov.w	r3, #4294967295
  40351c:	930a      	str	r3, [sp, #40]	; 0x28
  40351e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403520:	930f      	str	r3, [sp, #60]	; 0x3c
  403522:	2301      	movs	r3, #1
  403524:	9004      	str	r0, [sp, #16]
  403526:	6420      	str	r0, [r4, #64]	; 0x40
  403528:	9224      	str	r2, [sp, #144]	; 0x90
  40352a:	930b      	str	r3, [sp, #44]	; 0x2c
  40352c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40352e:	2b00      	cmp	r3, #0
  403530:	f2c0 80d9 	blt.w	4036e6 <_dtoa_r+0x3ae>
  403534:	9a02      	ldr	r2, [sp, #8]
  403536:	2a0e      	cmp	r2, #14
  403538:	f300 80d5 	bgt.w	4036e6 <_dtoa_r+0x3ae>
  40353c:	4b2d      	ldr	r3, [pc, #180]	; (4035f4 <_dtoa_r+0x2bc>)
  40353e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403542:	e9d3 2300 	ldrd	r2, r3, [r3]
  403546:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40354a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40354c:	2b00      	cmp	r3, #0
  40354e:	f2c0 83ba 	blt.w	403cc6 <_dtoa_r+0x98e>
  403552:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403556:	4650      	mov	r0, sl
  403558:	462a      	mov	r2, r5
  40355a:	4633      	mov	r3, r6
  40355c:	4659      	mov	r1, fp
  40355e:	f002 fcd3 	bl	405f08 <__aeabi_ddiv>
  403562:	f002 fe57 	bl	406214 <__aeabi_d2iz>
  403566:	4680      	mov	r8, r0
  403568:	f002 fb3e 	bl	405be8 <__aeabi_i2d>
  40356c:	462a      	mov	r2, r5
  40356e:	4633      	mov	r3, r6
  403570:	f002 fba0 	bl	405cb4 <__aeabi_dmul>
  403574:	460b      	mov	r3, r1
  403576:	4602      	mov	r2, r0
  403578:	4659      	mov	r1, fp
  40357a:	4650      	mov	r0, sl
  40357c:	f002 f9e6 	bl	40594c <__aeabi_dsub>
  403580:	9d04      	ldr	r5, [sp, #16]
  403582:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403586:	702b      	strb	r3, [r5, #0]
  403588:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40358a:	2b01      	cmp	r3, #1
  40358c:	4606      	mov	r6, r0
  40358e:	460f      	mov	r7, r1
  403590:	f105 0501 	add.w	r5, r5, #1
  403594:	d068      	beq.n	403668 <_dtoa_r+0x330>
  403596:	2200      	movs	r2, #0
  403598:	4b18      	ldr	r3, [pc, #96]	; (4035fc <_dtoa_r+0x2c4>)
  40359a:	f002 fb8b 	bl	405cb4 <__aeabi_dmul>
  40359e:	2200      	movs	r2, #0
  4035a0:	2300      	movs	r3, #0
  4035a2:	4606      	mov	r6, r0
  4035a4:	460f      	mov	r7, r1
  4035a6:	f002 fded 	bl	406184 <__aeabi_dcmpeq>
  4035aa:	2800      	cmp	r0, #0
  4035ac:	f040 8088 	bne.w	4036c0 <_dtoa_r+0x388>
  4035b0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4035b4:	f04f 0a00 	mov.w	sl, #0
  4035b8:	f8df b040 	ldr.w	fp, [pc, #64]	; 4035fc <_dtoa_r+0x2c4>
  4035bc:	940c      	str	r4, [sp, #48]	; 0x30
  4035be:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4035c2:	e028      	b.n	403616 <_dtoa_r+0x2de>
  4035c4:	f3af 8000 	nop.w
  4035c8:	636f4361 	.word	0x636f4361
  4035cc:	3fd287a7 	.word	0x3fd287a7
  4035d0:	8b60c8b3 	.word	0x8b60c8b3
  4035d4:	3fc68a28 	.word	0x3fc68a28
  4035d8:	509f79fb 	.word	0x509f79fb
  4035dc:	3fd34413 	.word	0x3fd34413
  4035e0:	7ff00000 	.word	0x7ff00000
  4035e4:	00406cf9 	.word	0x00406cf9
  4035e8:	00406d1c 	.word	0x00406d1c
  4035ec:	00406d28 	.word	0x00406d28
  4035f0:	3ff80000 	.word	0x3ff80000
  4035f4:	00406d58 	.word	0x00406d58
  4035f8:	00406cf8 	.word	0x00406cf8
  4035fc:	40240000 	.word	0x40240000
  403600:	f002 fb58 	bl	405cb4 <__aeabi_dmul>
  403604:	2200      	movs	r2, #0
  403606:	2300      	movs	r3, #0
  403608:	4606      	mov	r6, r0
  40360a:	460f      	mov	r7, r1
  40360c:	f002 fdba 	bl	406184 <__aeabi_dcmpeq>
  403610:	2800      	cmp	r0, #0
  403612:	f040 83c1 	bne.w	403d98 <_dtoa_r+0xa60>
  403616:	4642      	mov	r2, r8
  403618:	464b      	mov	r3, r9
  40361a:	4630      	mov	r0, r6
  40361c:	4639      	mov	r1, r7
  40361e:	f002 fc73 	bl	405f08 <__aeabi_ddiv>
  403622:	f002 fdf7 	bl	406214 <__aeabi_d2iz>
  403626:	4604      	mov	r4, r0
  403628:	f002 fade 	bl	405be8 <__aeabi_i2d>
  40362c:	4642      	mov	r2, r8
  40362e:	464b      	mov	r3, r9
  403630:	f002 fb40 	bl	405cb4 <__aeabi_dmul>
  403634:	4602      	mov	r2, r0
  403636:	460b      	mov	r3, r1
  403638:	4630      	mov	r0, r6
  40363a:	4639      	mov	r1, r7
  40363c:	f002 f986 	bl	40594c <__aeabi_dsub>
  403640:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403644:	9e04      	ldr	r6, [sp, #16]
  403646:	f805 eb01 	strb.w	lr, [r5], #1
  40364a:	eba5 0e06 	sub.w	lr, r5, r6
  40364e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403650:	45b6      	cmp	lr, r6
  403652:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403656:	4652      	mov	r2, sl
  403658:	465b      	mov	r3, fp
  40365a:	d1d1      	bne.n	403600 <_dtoa_r+0x2c8>
  40365c:	46a0      	mov	r8, r4
  40365e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403662:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403664:	4606      	mov	r6, r0
  403666:	460f      	mov	r7, r1
  403668:	4632      	mov	r2, r6
  40366a:	463b      	mov	r3, r7
  40366c:	4630      	mov	r0, r6
  40366e:	4639      	mov	r1, r7
  403670:	f002 f96e 	bl	405950 <__adddf3>
  403674:	4606      	mov	r6, r0
  403676:	460f      	mov	r7, r1
  403678:	4602      	mov	r2, r0
  40367a:	460b      	mov	r3, r1
  40367c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403680:	f002 fd8a 	bl	406198 <__aeabi_dcmplt>
  403684:	b948      	cbnz	r0, 40369a <_dtoa_r+0x362>
  403686:	4632      	mov	r2, r6
  403688:	463b      	mov	r3, r7
  40368a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40368e:	f002 fd79 	bl	406184 <__aeabi_dcmpeq>
  403692:	b1a8      	cbz	r0, 4036c0 <_dtoa_r+0x388>
  403694:	f018 0f01 	tst.w	r8, #1
  403698:	d012      	beq.n	4036c0 <_dtoa_r+0x388>
  40369a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40369e:	9a04      	ldr	r2, [sp, #16]
  4036a0:	1e6b      	subs	r3, r5, #1
  4036a2:	e004      	b.n	4036ae <_dtoa_r+0x376>
  4036a4:	429a      	cmp	r2, r3
  4036a6:	f000 8401 	beq.w	403eac <_dtoa_r+0xb74>
  4036aa:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4036ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4036b2:	f103 0501 	add.w	r5, r3, #1
  4036b6:	d0f5      	beq.n	4036a4 <_dtoa_r+0x36c>
  4036b8:	f108 0801 	add.w	r8, r8, #1
  4036bc:	f883 8000 	strb.w	r8, [r3]
  4036c0:	4649      	mov	r1, r9
  4036c2:	4620      	mov	r0, r4
  4036c4:	f001 f960 	bl	404988 <_Bfree>
  4036c8:	2200      	movs	r2, #0
  4036ca:	9b02      	ldr	r3, [sp, #8]
  4036cc:	702a      	strb	r2, [r5, #0]
  4036ce:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4036d0:	3301      	adds	r3, #1
  4036d2:	6013      	str	r3, [r2, #0]
  4036d4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4036d6:	2b00      	cmp	r3, #0
  4036d8:	f000 839e 	beq.w	403e18 <_dtoa_r+0xae0>
  4036dc:	9804      	ldr	r0, [sp, #16]
  4036de:	601d      	str	r5, [r3, #0]
  4036e0:	b01b      	add	sp, #108	; 0x6c
  4036e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4036e8:	2a00      	cmp	r2, #0
  4036ea:	d03e      	beq.n	40376a <_dtoa_r+0x432>
  4036ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4036ee:	2a01      	cmp	r2, #1
  4036f0:	f340 8311 	ble.w	403d16 <_dtoa_r+0x9de>
  4036f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4036f8:	1e5f      	subs	r7, r3, #1
  4036fa:	42ba      	cmp	r2, r7
  4036fc:	f2c0 838f 	blt.w	403e1e <_dtoa_r+0xae6>
  403700:	1bd7      	subs	r7, r2, r7
  403702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403704:	2b00      	cmp	r3, #0
  403706:	f2c0 848b 	blt.w	404020 <_dtoa_r+0xce8>
  40370a:	9d08      	ldr	r5, [sp, #32]
  40370c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40370e:	9a08      	ldr	r2, [sp, #32]
  403710:	441a      	add	r2, r3
  403712:	9208      	str	r2, [sp, #32]
  403714:	9a06      	ldr	r2, [sp, #24]
  403716:	2101      	movs	r1, #1
  403718:	441a      	add	r2, r3
  40371a:	4620      	mov	r0, r4
  40371c:	9206      	str	r2, [sp, #24]
  40371e:	f001 f9cd 	bl	404abc <__i2b>
  403722:	4606      	mov	r6, r0
  403724:	e024      	b.n	403770 <_dtoa_r+0x438>
  403726:	2301      	movs	r3, #1
  403728:	930e      	str	r3, [sp, #56]	; 0x38
  40372a:	e6af      	b.n	40348c <_dtoa_r+0x154>
  40372c:	9a08      	ldr	r2, [sp, #32]
  40372e:	9b02      	ldr	r3, [sp, #8]
  403730:	1ad2      	subs	r2, r2, r3
  403732:	425b      	negs	r3, r3
  403734:	930c      	str	r3, [sp, #48]	; 0x30
  403736:	2300      	movs	r3, #0
  403738:	9208      	str	r2, [sp, #32]
  40373a:	930d      	str	r3, [sp, #52]	; 0x34
  40373c:	e6b8      	b.n	4034b0 <_dtoa_r+0x178>
  40373e:	f1c7 0301 	rsb	r3, r7, #1
  403742:	9308      	str	r3, [sp, #32]
  403744:	2300      	movs	r3, #0
  403746:	9306      	str	r3, [sp, #24]
  403748:	e6a7      	b.n	40349a <_dtoa_r+0x162>
  40374a:	9d02      	ldr	r5, [sp, #8]
  40374c:	4628      	mov	r0, r5
  40374e:	f002 fa4b 	bl	405be8 <__aeabi_i2d>
  403752:	4602      	mov	r2, r0
  403754:	460b      	mov	r3, r1
  403756:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40375a:	f002 fd13 	bl	406184 <__aeabi_dcmpeq>
  40375e:	2800      	cmp	r0, #0
  403760:	f47f ae80 	bne.w	403464 <_dtoa_r+0x12c>
  403764:	1e6b      	subs	r3, r5, #1
  403766:	9302      	str	r3, [sp, #8]
  403768:	e67c      	b.n	403464 <_dtoa_r+0x12c>
  40376a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40376c:	9d08      	ldr	r5, [sp, #32]
  40376e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403770:	2d00      	cmp	r5, #0
  403772:	dd0c      	ble.n	40378e <_dtoa_r+0x456>
  403774:	9906      	ldr	r1, [sp, #24]
  403776:	2900      	cmp	r1, #0
  403778:	460b      	mov	r3, r1
  40377a:	dd08      	ble.n	40378e <_dtoa_r+0x456>
  40377c:	42a9      	cmp	r1, r5
  40377e:	9a08      	ldr	r2, [sp, #32]
  403780:	bfa8      	it	ge
  403782:	462b      	movge	r3, r5
  403784:	1ad2      	subs	r2, r2, r3
  403786:	1aed      	subs	r5, r5, r3
  403788:	1acb      	subs	r3, r1, r3
  40378a:	9208      	str	r2, [sp, #32]
  40378c:	9306      	str	r3, [sp, #24]
  40378e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403790:	b1d3      	cbz	r3, 4037c8 <_dtoa_r+0x490>
  403792:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403794:	2b00      	cmp	r3, #0
  403796:	f000 82b7 	beq.w	403d08 <_dtoa_r+0x9d0>
  40379a:	2f00      	cmp	r7, #0
  40379c:	dd10      	ble.n	4037c0 <_dtoa_r+0x488>
  40379e:	4631      	mov	r1, r6
  4037a0:	463a      	mov	r2, r7
  4037a2:	4620      	mov	r0, r4
  4037a4:	f001 fa26 	bl	404bf4 <__pow5mult>
  4037a8:	464a      	mov	r2, r9
  4037aa:	4601      	mov	r1, r0
  4037ac:	4606      	mov	r6, r0
  4037ae:	4620      	mov	r0, r4
  4037b0:	f001 f98e 	bl	404ad0 <__multiply>
  4037b4:	4649      	mov	r1, r9
  4037b6:	4680      	mov	r8, r0
  4037b8:	4620      	mov	r0, r4
  4037ba:	f001 f8e5 	bl	404988 <_Bfree>
  4037be:	46c1      	mov	r9, r8
  4037c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4037c2:	1bda      	subs	r2, r3, r7
  4037c4:	f040 82a1 	bne.w	403d0a <_dtoa_r+0x9d2>
  4037c8:	2101      	movs	r1, #1
  4037ca:	4620      	mov	r0, r4
  4037cc:	f001 f976 	bl	404abc <__i2b>
  4037d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4037d2:	2b00      	cmp	r3, #0
  4037d4:	4680      	mov	r8, r0
  4037d6:	dd1c      	ble.n	403812 <_dtoa_r+0x4da>
  4037d8:	4601      	mov	r1, r0
  4037da:	461a      	mov	r2, r3
  4037dc:	4620      	mov	r0, r4
  4037de:	f001 fa09 	bl	404bf4 <__pow5mult>
  4037e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4037e4:	2b01      	cmp	r3, #1
  4037e6:	4680      	mov	r8, r0
  4037e8:	f340 8254 	ble.w	403c94 <_dtoa_r+0x95c>
  4037ec:	2300      	movs	r3, #0
  4037ee:	930c      	str	r3, [sp, #48]	; 0x30
  4037f0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4037f4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4037f8:	6918      	ldr	r0, [r3, #16]
  4037fa:	f001 f90f 	bl	404a1c <__hi0bits>
  4037fe:	f1c0 0020 	rsb	r0, r0, #32
  403802:	e010      	b.n	403826 <_dtoa_r+0x4ee>
  403804:	f1c3 0520 	rsb	r5, r3, #32
  403808:	fa0a f005 	lsl.w	r0, sl, r5
  40380c:	e674      	b.n	4034f8 <_dtoa_r+0x1c0>
  40380e:	900e      	str	r0, [sp, #56]	; 0x38
  403810:	e63c      	b.n	40348c <_dtoa_r+0x154>
  403812:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403814:	2b01      	cmp	r3, #1
  403816:	f340 8287 	ble.w	403d28 <_dtoa_r+0x9f0>
  40381a:	2300      	movs	r3, #0
  40381c:	930c      	str	r3, [sp, #48]	; 0x30
  40381e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403820:	2001      	movs	r0, #1
  403822:	2b00      	cmp	r3, #0
  403824:	d1e4      	bne.n	4037f0 <_dtoa_r+0x4b8>
  403826:	9a06      	ldr	r2, [sp, #24]
  403828:	4410      	add	r0, r2
  40382a:	f010 001f 	ands.w	r0, r0, #31
  40382e:	f000 80a1 	beq.w	403974 <_dtoa_r+0x63c>
  403832:	f1c0 0320 	rsb	r3, r0, #32
  403836:	2b04      	cmp	r3, #4
  403838:	f340 849e 	ble.w	404178 <_dtoa_r+0xe40>
  40383c:	9b08      	ldr	r3, [sp, #32]
  40383e:	f1c0 001c 	rsb	r0, r0, #28
  403842:	4403      	add	r3, r0
  403844:	9308      	str	r3, [sp, #32]
  403846:	4613      	mov	r3, r2
  403848:	4403      	add	r3, r0
  40384a:	4405      	add	r5, r0
  40384c:	9306      	str	r3, [sp, #24]
  40384e:	9b08      	ldr	r3, [sp, #32]
  403850:	2b00      	cmp	r3, #0
  403852:	dd05      	ble.n	403860 <_dtoa_r+0x528>
  403854:	4649      	mov	r1, r9
  403856:	461a      	mov	r2, r3
  403858:	4620      	mov	r0, r4
  40385a:	f001 fa1b 	bl	404c94 <__lshift>
  40385e:	4681      	mov	r9, r0
  403860:	9b06      	ldr	r3, [sp, #24]
  403862:	2b00      	cmp	r3, #0
  403864:	dd05      	ble.n	403872 <_dtoa_r+0x53a>
  403866:	4641      	mov	r1, r8
  403868:	461a      	mov	r2, r3
  40386a:	4620      	mov	r0, r4
  40386c:	f001 fa12 	bl	404c94 <__lshift>
  403870:	4680      	mov	r8, r0
  403872:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403874:	2b00      	cmp	r3, #0
  403876:	f040 8086 	bne.w	403986 <_dtoa_r+0x64e>
  40387a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40387c:	2b00      	cmp	r3, #0
  40387e:	f340 8266 	ble.w	403d4e <_dtoa_r+0xa16>
  403882:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403884:	2b00      	cmp	r3, #0
  403886:	f000 8098 	beq.w	4039ba <_dtoa_r+0x682>
  40388a:	2d00      	cmp	r5, #0
  40388c:	dd05      	ble.n	40389a <_dtoa_r+0x562>
  40388e:	4631      	mov	r1, r6
  403890:	462a      	mov	r2, r5
  403892:	4620      	mov	r0, r4
  403894:	f001 f9fe 	bl	404c94 <__lshift>
  403898:	4606      	mov	r6, r0
  40389a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40389c:	2b00      	cmp	r3, #0
  40389e:	f040 8337 	bne.w	403f10 <_dtoa_r+0xbd8>
  4038a2:	9606      	str	r6, [sp, #24]
  4038a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038a6:	9a04      	ldr	r2, [sp, #16]
  4038a8:	f8dd b018 	ldr.w	fp, [sp, #24]
  4038ac:	3b01      	subs	r3, #1
  4038ae:	18d3      	adds	r3, r2, r3
  4038b0:	930b      	str	r3, [sp, #44]	; 0x2c
  4038b2:	f00a 0301 	and.w	r3, sl, #1
  4038b6:	930c      	str	r3, [sp, #48]	; 0x30
  4038b8:	4617      	mov	r7, r2
  4038ba:	46c2      	mov	sl, r8
  4038bc:	4651      	mov	r1, sl
  4038be:	4648      	mov	r0, r9
  4038c0:	f7ff fca4 	bl	40320c <quorem>
  4038c4:	4631      	mov	r1, r6
  4038c6:	4605      	mov	r5, r0
  4038c8:	4648      	mov	r0, r9
  4038ca:	f001 fa35 	bl	404d38 <__mcmp>
  4038ce:	465a      	mov	r2, fp
  4038d0:	900a      	str	r0, [sp, #40]	; 0x28
  4038d2:	4651      	mov	r1, sl
  4038d4:	4620      	mov	r0, r4
  4038d6:	f001 fa4b 	bl	404d70 <__mdiff>
  4038da:	68c2      	ldr	r2, [r0, #12]
  4038dc:	4680      	mov	r8, r0
  4038de:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4038e2:	2a00      	cmp	r2, #0
  4038e4:	f040 822b 	bne.w	403d3e <_dtoa_r+0xa06>
  4038e8:	4601      	mov	r1, r0
  4038ea:	4648      	mov	r0, r9
  4038ec:	9308      	str	r3, [sp, #32]
  4038ee:	f001 fa23 	bl	404d38 <__mcmp>
  4038f2:	4641      	mov	r1, r8
  4038f4:	9006      	str	r0, [sp, #24]
  4038f6:	4620      	mov	r0, r4
  4038f8:	f001 f846 	bl	404988 <_Bfree>
  4038fc:	9a06      	ldr	r2, [sp, #24]
  4038fe:	9b08      	ldr	r3, [sp, #32]
  403900:	b932      	cbnz	r2, 403910 <_dtoa_r+0x5d8>
  403902:	9924      	ldr	r1, [sp, #144]	; 0x90
  403904:	b921      	cbnz	r1, 403910 <_dtoa_r+0x5d8>
  403906:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403908:	2a00      	cmp	r2, #0
  40390a:	f000 83ef 	beq.w	4040ec <_dtoa_r+0xdb4>
  40390e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403910:	990a      	ldr	r1, [sp, #40]	; 0x28
  403912:	2900      	cmp	r1, #0
  403914:	f2c0 829f 	blt.w	403e56 <_dtoa_r+0xb1e>
  403918:	d105      	bne.n	403926 <_dtoa_r+0x5ee>
  40391a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40391c:	b919      	cbnz	r1, 403926 <_dtoa_r+0x5ee>
  40391e:	990c      	ldr	r1, [sp, #48]	; 0x30
  403920:	2900      	cmp	r1, #0
  403922:	f000 8298 	beq.w	403e56 <_dtoa_r+0xb1e>
  403926:	2a00      	cmp	r2, #0
  403928:	f300 8306 	bgt.w	403f38 <_dtoa_r+0xc00>
  40392c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40392e:	703b      	strb	r3, [r7, #0]
  403930:	f107 0801 	add.w	r8, r7, #1
  403934:	4297      	cmp	r7, r2
  403936:	4645      	mov	r5, r8
  403938:	f000 830c 	beq.w	403f54 <_dtoa_r+0xc1c>
  40393c:	4649      	mov	r1, r9
  40393e:	2300      	movs	r3, #0
  403940:	220a      	movs	r2, #10
  403942:	4620      	mov	r0, r4
  403944:	f001 f82a 	bl	40499c <__multadd>
  403948:	455e      	cmp	r6, fp
  40394a:	4681      	mov	r9, r0
  40394c:	4631      	mov	r1, r6
  40394e:	f04f 0300 	mov.w	r3, #0
  403952:	f04f 020a 	mov.w	r2, #10
  403956:	4620      	mov	r0, r4
  403958:	f000 81eb 	beq.w	403d32 <_dtoa_r+0x9fa>
  40395c:	f001 f81e 	bl	40499c <__multadd>
  403960:	4659      	mov	r1, fp
  403962:	4606      	mov	r6, r0
  403964:	2300      	movs	r3, #0
  403966:	220a      	movs	r2, #10
  403968:	4620      	mov	r0, r4
  40396a:	f001 f817 	bl	40499c <__multadd>
  40396e:	4647      	mov	r7, r8
  403970:	4683      	mov	fp, r0
  403972:	e7a3      	b.n	4038bc <_dtoa_r+0x584>
  403974:	201c      	movs	r0, #28
  403976:	9b08      	ldr	r3, [sp, #32]
  403978:	4403      	add	r3, r0
  40397a:	9308      	str	r3, [sp, #32]
  40397c:	9b06      	ldr	r3, [sp, #24]
  40397e:	4403      	add	r3, r0
  403980:	4405      	add	r5, r0
  403982:	9306      	str	r3, [sp, #24]
  403984:	e763      	b.n	40384e <_dtoa_r+0x516>
  403986:	4641      	mov	r1, r8
  403988:	4648      	mov	r0, r9
  40398a:	f001 f9d5 	bl	404d38 <__mcmp>
  40398e:	2800      	cmp	r0, #0
  403990:	f6bf af73 	bge.w	40387a <_dtoa_r+0x542>
  403994:	9f02      	ldr	r7, [sp, #8]
  403996:	4649      	mov	r1, r9
  403998:	2300      	movs	r3, #0
  40399a:	220a      	movs	r2, #10
  40399c:	4620      	mov	r0, r4
  40399e:	3f01      	subs	r7, #1
  4039a0:	9702      	str	r7, [sp, #8]
  4039a2:	f000 fffb 	bl	40499c <__multadd>
  4039a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4039a8:	4681      	mov	r9, r0
  4039aa:	2b00      	cmp	r3, #0
  4039ac:	f040 83b6 	bne.w	40411c <_dtoa_r+0xde4>
  4039b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4039b2:	2b00      	cmp	r3, #0
  4039b4:	f340 83bf 	ble.w	404136 <_dtoa_r+0xdfe>
  4039b8:	930a      	str	r3, [sp, #40]	; 0x28
  4039ba:	f8dd b010 	ldr.w	fp, [sp, #16]
  4039be:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4039c0:	465d      	mov	r5, fp
  4039c2:	e002      	b.n	4039ca <_dtoa_r+0x692>
  4039c4:	f000 ffea 	bl	40499c <__multadd>
  4039c8:	4681      	mov	r9, r0
  4039ca:	4641      	mov	r1, r8
  4039cc:	4648      	mov	r0, r9
  4039ce:	f7ff fc1d 	bl	40320c <quorem>
  4039d2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4039d6:	f805 ab01 	strb.w	sl, [r5], #1
  4039da:	eba5 030b 	sub.w	r3, r5, fp
  4039de:	42bb      	cmp	r3, r7
  4039e0:	f04f 020a 	mov.w	r2, #10
  4039e4:	f04f 0300 	mov.w	r3, #0
  4039e8:	4649      	mov	r1, r9
  4039ea:	4620      	mov	r0, r4
  4039ec:	dbea      	blt.n	4039c4 <_dtoa_r+0x68c>
  4039ee:	9b04      	ldr	r3, [sp, #16]
  4039f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4039f2:	2a01      	cmp	r2, #1
  4039f4:	bfac      	ite	ge
  4039f6:	189b      	addge	r3, r3, r2
  4039f8:	3301      	addlt	r3, #1
  4039fa:	461d      	mov	r5, r3
  4039fc:	f04f 0b00 	mov.w	fp, #0
  403a00:	4649      	mov	r1, r9
  403a02:	2201      	movs	r2, #1
  403a04:	4620      	mov	r0, r4
  403a06:	f001 f945 	bl	404c94 <__lshift>
  403a0a:	4641      	mov	r1, r8
  403a0c:	4681      	mov	r9, r0
  403a0e:	f001 f993 	bl	404d38 <__mcmp>
  403a12:	2800      	cmp	r0, #0
  403a14:	f340 823d 	ble.w	403e92 <_dtoa_r+0xb5a>
  403a18:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403a1c:	9904      	ldr	r1, [sp, #16]
  403a1e:	1e6b      	subs	r3, r5, #1
  403a20:	e004      	b.n	403a2c <_dtoa_r+0x6f4>
  403a22:	428b      	cmp	r3, r1
  403a24:	f000 81ae 	beq.w	403d84 <_dtoa_r+0xa4c>
  403a28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403a2c:	2a39      	cmp	r2, #57	; 0x39
  403a2e:	f103 0501 	add.w	r5, r3, #1
  403a32:	d0f6      	beq.n	403a22 <_dtoa_r+0x6ea>
  403a34:	3201      	adds	r2, #1
  403a36:	701a      	strb	r2, [r3, #0]
  403a38:	4641      	mov	r1, r8
  403a3a:	4620      	mov	r0, r4
  403a3c:	f000 ffa4 	bl	404988 <_Bfree>
  403a40:	2e00      	cmp	r6, #0
  403a42:	f43f ae3d 	beq.w	4036c0 <_dtoa_r+0x388>
  403a46:	f1bb 0f00 	cmp.w	fp, #0
  403a4a:	d005      	beq.n	403a58 <_dtoa_r+0x720>
  403a4c:	45b3      	cmp	fp, r6
  403a4e:	d003      	beq.n	403a58 <_dtoa_r+0x720>
  403a50:	4659      	mov	r1, fp
  403a52:	4620      	mov	r0, r4
  403a54:	f000 ff98 	bl	404988 <_Bfree>
  403a58:	4631      	mov	r1, r6
  403a5a:	4620      	mov	r0, r4
  403a5c:	f000 ff94 	bl	404988 <_Bfree>
  403a60:	e62e      	b.n	4036c0 <_dtoa_r+0x388>
  403a62:	2300      	movs	r3, #0
  403a64:	930b      	str	r3, [sp, #44]	; 0x2c
  403a66:	9b02      	ldr	r3, [sp, #8]
  403a68:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403a6a:	4413      	add	r3, r2
  403a6c:	930f      	str	r3, [sp, #60]	; 0x3c
  403a6e:	3301      	adds	r3, #1
  403a70:	2b01      	cmp	r3, #1
  403a72:	461f      	mov	r7, r3
  403a74:	461e      	mov	r6, r3
  403a76:	930a      	str	r3, [sp, #40]	; 0x28
  403a78:	bfb8      	it	lt
  403a7a:	2701      	movlt	r7, #1
  403a7c:	2100      	movs	r1, #0
  403a7e:	2f17      	cmp	r7, #23
  403a80:	6461      	str	r1, [r4, #68]	; 0x44
  403a82:	d90a      	bls.n	403a9a <_dtoa_r+0x762>
  403a84:	2201      	movs	r2, #1
  403a86:	2304      	movs	r3, #4
  403a88:	005b      	lsls	r3, r3, #1
  403a8a:	f103 0014 	add.w	r0, r3, #20
  403a8e:	4287      	cmp	r7, r0
  403a90:	4611      	mov	r1, r2
  403a92:	f102 0201 	add.w	r2, r2, #1
  403a96:	d2f7      	bcs.n	403a88 <_dtoa_r+0x750>
  403a98:	6461      	str	r1, [r4, #68]	; 0x44
  403a9a:	4620      	mov	r0, r4
  403a9c:	f000 ff4e 	bl	40493c <_Balloc>
  403aa0:	2e0e      	cmp	r6, #14
  403aa2:	9004      	str	r0, [sp, #16]
  403aa4:	6420      	str	r0, [r4, #64]	; 0x40
  403aa6:	f63f ad41 	bhi.w	40352c <_dtoa_r+0x1f4>
  403aaa:	2d00      	cmp	r5, #0
  403aac:	f43f ad3e 	beq.w	40352c <_dtoa_r+0x1f4>
  403ab0:	9902      	ldr	r1, [sp, #8]
  403ab2:	2900      	cmp	r1, #0
  403ab4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403ab8:	f340 8202 	ble.w	403ec0 <_dtoa_r+0xb88>
  403abc:	4bb8      	ldr	r3, [pc, #736]	; (403da0 <_dtoa_r+0xa68>)
  403abe:	f001 020f 	and.w	r2, r1, #15
  403ac2:	110d      	asrs	r5, r1, #4
  403ac4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403ac8:	06e9      	lsls	r1, r5, #27
  403aca:	e9d3 6700 	ldrd	r6, r7, [r3]
  403ace:	f140 81ae 	bpl.w	403e2e <_dtoa_r+0xaf6>
  403ad2:	4bb4      	ldr	r3, [pc, #720]	; (403da4 <_dtoa_r+0xa6c>)
  403ad4:	4650      	mov	r0, sl
  403ad6:	4659      	mov	r1, fp
  403ad8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403adc:	f002 fa14 	bl	405f08 <__aeabi_ddiv>
  403ae0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403ae4:	f005 050f 	and.w	r5, r5, #15
  403ae8:	f04f 0a03 	mov.w	sl, #3
  403aec:	b18d      	cbz	r5, 403b12 <_dtoa_r+0x7da>
  403aee:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403da4 <_dtoa_r+0xa6c>
  403af2:	07ea      	lsls	r2, r5, #31
  403af4:	d509      	bpl.n	403b0a <_dtoa_r+0x7d2>
  403af6:	4630      	mov	r0, r6
  403af8:	4639      	mov	r1, r7
  403afa:	e9d8 2300 	ldrd	r2, r3, [r8]
  403afe:	f002 f8d9 	bl	405cb4 <__aeabi_dmul>
  403b02:	f10a 0a01 	add.w	sl, sl, #1
  403b06:	4606      	mov	r6, r0
  403b08:	460f      	mov	r7, r1
  403b0a:	106d      	asrs	r5, r5, #1
  403b0c:	f108 0808 	add.w	r8, r8, #8
  403b10:	d1ef      	bne.n	403af2 <_dtoa_r+0x7ba>
  403b12:	463b      	mov	r3, r7
  403b14:	4632      	mov	r2, r6
  403b16:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403b1a:	f002 f9f5 	bl	405f08 <__aeabi_ddiv>
  403b1e:	4607      	mov	r7, r0
  403b20:	4688      	mov	r8, r1
  403b22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403b24:	b143      	cbz	r3, 403b38 <_dtoa_r+0x800>
  403b26:	2200      	movs	r2, #0
  403b28:	4b9f      	ldr	r3, [pc, #636]	; (403da8 <_dtoa_r+0xa70>)
  403b2a:	4638      	mov	r0, r7
  403b2c:	4641      	mov	r1, r8
  403b2e:	f002 fb33 	bl	406198 <__aeabi_dcmplt>
  403b32:	2800      	cmp	r0, #0
  403b34:	f040 8286 	bne.w	404044 <_dtoa_r+0xd0c>
  403b38:	4650      	mov	r0, sl
  403b3a:	f002 f855 	bl	405be8 <__aeabi_i2d>
  403b3e:	463a      	mov	r2, r7
  403b40:	4643      	mov	r3, r8
  403b42:	f002 f8b7 	bl	405cb4 <__aeabi_dmul>
  403b46:	4b99      	ldr	r3, [pc, #612]	; (403dac <_dtoa_r+0xa74>)
  403b48:	2200      	movs	r2, #0
  403b4a:	f001 ff01 	bl	405950 <__adddf3>
  403b4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b50:	4605      	mov	r5, r0
  403b52:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403b56:	2b00      	cmp	r3, #0
  403b58:	f000 813e 	beq.w	403dd8 <_dtoa_r+0xaa0>
  403b5c:	9b02      	ldr	r3, [sp, #8]
  403b5e:	9315      	str	r3, [sp, #84]	; 0x54
  403b60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b62:	9312      	str	r3, [sp, #72]	; 0x48
  403b64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b66:	2b00      	cmp	r3, #0
  403b68:	f000 81fa 	beq.w	403f60 <_dtoa_r+0xc28>
  403b6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403b6e:	4b8c      	ldr	r3, [pc, #560]	; (403da0 <_dtoa_r+0xa68>)
  403b70:	498f      	ldr	r1, [pc, #572]	; (403db0 <_dtoa_r+0xa78>)
  403b72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403b76:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403b7a:	2000      	movs	r0, #0
  403b7c:	f002 f9c4 	bl	405f08 <__aeabi_ddiv>
  403b80:	462a      	mov	r2, r5
  403b82:	4633      	mov	r3, r6
  403b84:	f001 fee2 	bl	40594c <__aeabi_dsub>
  403b88:	4682      	mov	sl, r0
  403b8a:	468b      	mov	fp, r1
  403b8c:	4638      	mov	r0, r7
  403b8e:	4641      	mov	r1, r8
  403b90:	f002 fb40 	bl	406214 <__aeabi_d2iz>
  403b94:	4605      	mov	r5, r0
  403b96:	f002 f827 	bl	405be8 <__aeabi_i2d>
  403b9a:	4602      	mov	r2, r0
  403b9c:	460b      	mov	r3, r1
  403b9e:	4638      	mov	r0, r7
  403ba0:	4641      	mov	r1, r8
  403ba2:	f001 fed3 	bl	40594c <__aeabi_dsub>
  403ba6:	3530      	adds	r5, #48	; 0x30
  403ba8:	fa5f f885 	uxtb.w	r8, r5
  403bac:	9d04      	ldr	r5, [sp, #16]
  403bae:	4606      	mov	r6, r0
  403bb0:	460f      	mov	r7, r1
  403bb2:	f885 8000 	strb.w	r8, [r5]
  403bb6:	4602      	mov	r2, r0
  403bb8:	460b      	mov	r3, r1
  403bba:	4650      	mov	r0, sl
  403bbc:	4659      	mov	r1, fp
  403bbe:	3501      	adds	r5, #1
  403bc0:	f002 fb08 	bl	4061d4 <__aeabi_dcmpgt>
  403bc4:	2800      	cmp	r0, #0
  403bc6:	d154      	bne.n	403c72 <_dtoa_r+0x93a>
  403bc8:	4632      	mov	r2, r6
  403bca:	463b      	mov	r3, r7
  403bcc:	2000      	movs	r0, #0
  403bce:	4976      	ldr	r1, [pc, #472]	; (403da8 <_dtoa_r+0xa70>)
  403bd0:	f001 febc 	bl	40594c <__aeabi_dsub>
  403bd4:	4602      	mov	r2, r0
  403bd6:	460b      	mov	r3, r1
  403bd8:	4650      	mov	r0, sl
  403bda:	4659      	mov	r1, fp
  403bdc:	f002 fafa 	bl	4061d4 <__aeabi_dcmpgt>
  403be0:	2800      	cmp	r0, #0
  403be2:	f040 8270 	bne.w	4040c6 <_dtoa_r+0xd8e>
  403be6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403be8:	2a01      	cmp	r2, #1
  403bea:	f000 8111 	beq.w	403e10 <_dtoa_r+0xad8>
  403bee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403bf0:	9a04      	ldr	r2, [sp, #16]
  403bf2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403bf6:	4413      	add	r3, r2
  403bf8:	4699      	mov	r9, r3
  403bfa:	e00d      	b.n	403c18 <_dtoa_r+0x8e0>
  403bfc:	2000      	movs	r0, #0
  403bfe:	496a      	ldr	r1, [pc, #424]	; (403da8 <_dtoa_r+0xa70>)
  403c00:	f001 fea4 	bl	40594c <__aeabi_dsub>
  403c04:	4652      	mov	r2, sl
  403c06:	465b      	mov	r3, fp
  403c08:	f002 fac6 	bl	406198 <__aeabi_dcmplt>
  403c0c:	2800      	cmp	r0, #0
  403c0e:	f040 8258 	bne.w	4040c2 <_dtoa_r+0xd8a>
  403c12:	454d      	cmp	r5, r9
  403c14:	f000 80fa 	beq.w	403e0c <_dtoa_r+0xad4>
  403c18:	4650      	mov	r0, sl
  403c1a:	4659      	mov	r1, fp
  403c1c:	2200      	movs	r2, #0
  403c1e:	4b65      	ldr	r3, [pc, #404]	; (403db4 <_dtoa_r+0xa7c>)
  403c20:	f002 f848 	bl	405cb4 <__aeabi_dmul>
  403c24:	2200      	movs	r2, #0
  403c26:	4b63      	ldr	r3, [pc, #396]	; (403db4 <_dtoa_r+0xa7c>)
  403c28:	4682      	mov	sl, r0
  403c2a:	468b      	mov	fp, r1
  403c2c:	4630      	mov	r0, r6
  403c2e:	4639      	mov	r1, r7
  403c30:	f002 f840 	bl	405cb4 <__aeabi_dmul>
  403c34:	460f      	mov	r7, r1
  403c36:	4606      	mov	r6, r0
  403c38:	f002 faec 	bl	406214 <__aeabi_d2iz>
  403c3c:	4680      	mov	r8, r0
  403c3e:	f001 ffd3 	bl	405be8 <__aeabi_i2d>
  403c42:	4602      	mov	r2, r0
  403c44:	460b      	mov	r3, r1
  403c46:	4630      	mov	r0, r6
  403c48:	4639      	mov	r1, r7
  403c4a:	f001 fe7f 	bl	40594c <__aeabi_dsub>
  403c4e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403c52:	fa5f f888 	uxtb.w	r8, r8
  403c56:	4652      	mov	r2, sl
  403c58:	465b      	mov	r3, fp
  403c5a:	f805 8b01 	strb.w	r8, [r5], #1
  403c5e:	4606      	mov	r6, r0
  403c60:	460f      	mov	r7, r1
  403c62:	f002 fa99 	bl	406198 <__aeabi_dcmplt>
  403c66:	4632      	mov	r2, r6
  403c68:	463b      	mov	r3, r7
  403c6a:	2800      	cmp	r0, #0
  403c6c:	d0c6      	beq.n	403bfc <_dtoa_r+0x8c4>
  403c6e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403c72:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403c74:	9302      	str	r3, [sp, #8]
  403c76:	e523      	b.n	4036c0 <_dtoa_r+0x388>
  403c78:	2300      	movs	r3, #0
  403c7a:	930b      	str	r3, [sp, #44]	; 0x2c
  403c7c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403c7e:	2b00      	cmp	r3, #0
  403c80:	f340 80dc 	ble.w	403e3c <_dtoa_r+0xb04>
  403c84:	461f      	mov	r7, r3
  403c86:	461e      	mov	r6, r3
  403c88:	930f      	str	r3, [sp, #60]	; 0x3c
  403c8a:	930a      	str	r3, [sp, #40]	; 0x28
  403c8c:	e6f6      	b.n	403a7c <_dtoa_r+0x744>
  403c8e:	2301      	movs	r3, #1
  403c90:	930b      	str	r3, [sp, #44]	; 0x2c
  403c92:	e7f3      	b.n	403c7c <_dtoa_r+0x944>
  403c94:	f1ba 0f00 	cmp.w	sl, #0
  403c98:	f47f ada8 	bne.w	4037ec <_dtoa_r+0x4b4>
  403c9c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403ca0:	2b00      	cmp	r3, #0
  403ca2:	f47f adba 	bne.w	40381a <_dtoa_r+0x4e2>
  403ca6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403caa:	0d3f      	lsrs	r7, r7, #20
  403cac:	053f      	lsls	r7, r7, #20
  403cae:	2f00      	cmp	r7, #0
  403cb0:	f000 820d 	beq.w	4040ce <_dtoa_r+0xd96>
  403cb4:	9b08      	ldr	r3, [sp, #32]
  403cb6:	3301      	adds	r3, #1
  403cb8:	9308      	str	r3, [sp, #32]
  403cba:	9b06      	ldr	r3, [sp, #24]
  403cbc:	3301      	adds	r3, #1
  403cbe:	9306      	str	r3, [sp, #24]
  403cc0:	2301      	movs	r3, #1
  403cc2:	930c      	str	r3, [sp, #48]	; 0x30
  403cc4:	e5ab      	b.n	40381e <_dtoa_r+0x4e6>
  403cc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cc8:	2b00      	cmp	r3, #0
  403cca:	f73f ac42 	bgt.w	403552 <_dtoa_r+0x21a>
  403cce:	f040 8221 	bne.w	404114 <_dtoa_r+0xddc>
  403cd2:	2200      	movs	r2, #0
  403cd4:	4b38      	ldr	r3, [pc, #224]	; (403db8 <_dtoa_r+0xa80>)
  403cd6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403cda:	f001 ffeb 	bl	405cb4 <__aeabi_dmul>
  403cde:	4652      	mov	r2, sl
  403ce0:	465b      	mov	r3, fp
  403ce2:	f002 fa6d 	bl	4061c0 <__aeabi_dcmpge>
  403ce6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403cea:	4646      	mov	r6, r8
  403cec:	2800      	cmp	r0, #0
  403cee:	d041      	beq.n	403d74 <_dtoa_r+0xa3c>
  403cf0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403cf2:	9d04      	ldr	r5, [sp, #16]
  403cf4:	43db      	mvns	r3, r3
  403cf6:	9302      	str	r3, [sp, #8]
  403cf8:	4641      	mov	r1, r8
  403cfa:	4620      	mov	r0, r4
  403cfc:	f000 fe44 	bl	404988 <_Bfree>
  403d00:	2e00      	cmp	r6, #0
  403d02:	f43f acdd 	beq.w	4036c0 <_dtoa_r+0x388>
  403d06:	e6a7      	b.n	403a58 <_dtoa_r+0x720>
  403d08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d0a:	4649      	mov	r1, r9
  403d0c:	4620      	mov	r0, r4
  403d0e:	f000 ff71 	bl	404bf4 <__pow5mult>
  403d12:	4681      	mov	r9, r0
  403d14:	e558      	b.n	4037c8 <_dtoa_r+0x490>
  403d16:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403d18:	2a00      	cmp	r2, #0
  403d1a:	f000 8187 	beq.w	40402c <_dtoa_r+0xcf4>
  403d1e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403d22:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403d24:	9d08      	ldr	r5, [sp, #32]
  403d26:	e4f2      	b.n	40370e <_dtoa_r+0x3d6>
  403d28:	f1ba 0f00 	cmp.w	sl, #0
  403d2c:	f47f ad75 	bne.w	40381a <_dtoa_r+0x4e2>
  403d30:	e7b4      	b.n	403c9c <_dtoa_r+0x964>
  403d32:	f000 fe33 	bl	40499c <__multadd>
  403d36:	4647      	mov	r7, r8
  403d38:	4606      	mov	r6, r0
  403d3a:	4683      	mov	fp, r0
  403d3c:	e5be      	b.n	4038bc <_dtoa_r+0x584>
  403d3e:	4601      	mov	r1, r0
  403d40:	4620      	mov	r0, r4
  403d42:	9306      	str	r3, [sp, #24]
  403d44:	f000 fe20 	bl	404988 <_Bfree>
  403d48:	2201      	movs	r2, #1
  403d4a:	9b06      	ldr	r3, [sp, #24]
  403d4c:	e5e0      	b.n	403910 <_dtoa_r+0x5d8>
  403d4e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d50:	2b02      	cmp	r3, #2
  403d52:	f77f ad96 	ble.w	403882 <_dtoa_r+0x54a>
  403d56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d58:	2b00      	cmp	r3, #0
  403d5a:	d1c9      	bne.n	403cf0 <_dtoa_r+0x9b8>
  403d5c:	4641      	mov	r1, r8
  403d5e:	2205      	movs	r2, #5
  403d60:	4620      	mov	r0, r4
  403d62:	f000 fe1b 	bl	40499c <__multadd>
  403d66:	4601      	mov	r1, r0
  403d68:	4680      	mov	r8, r0
  403d6a:	4648      	mov	r0, r9
  403d6c:	f000 ffe4 	bl	404d38 <__mcmp>
  403d70:	2800      	cmp	r0, #0
  403d72:	ddbd      	ble.n	403cf0 <_dtoa_r+0x9b8>
  403d74:	9a02      	ldr	r2, [sp, #8]
  403d76:	9904      	ldr	r1, [sp, #16]
  403d78:	2331      	movs	r3, #49	; 0x31
  403d7a:	3201      	adds	r2, #1
  403d7c:	9202      	str	r2, [sp, #8]
  403d7e:	700b      	strb	r3, [r1, #0]
  403d80:	1c4d      	adds	r5, r1, #1
  403d82:	e7b9      	b.n	403cf8 <_dtoa_r+0x9c0>
  403d84:	9a02      	ldr	r2, [sp, #8]
  403d86:	3201      	adds	r2, #1
  403d88:	9202      	str	r2, [sp, #8]
  403d8a:	9a04      	ldr	r2, [sp, #16]
  403d8c:	2331      	movs	r3, #49	; 0x31
  403d8e:	7013      	strb	r3, [r2, #0]
  403d90:	e652      	b.n	403a38 <_dtoa_r+0x700>
  403d92:	2301      	movs	r3, #1
  403d94:	930b      	str	r3, [sp, #44]	; 0x2c
  403d96:	e666      	b.n	403a66 <_dtoa_r+0x72e>
  403d98:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403d9c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403d9e:	e48f      	b.n	4036c0 <_dtoa_r+0x388>
  403da0:	00406d58 	.word	0x00406d58
  403da4:	00406d30 	.word	0x00406d30
  403da8:	3ff00000 	.word	0x3ff00000
  403dac:	401c0000 	.word	0x401c0000
  403db0:	3fe00000 	.word	0x3fe00000
  403db4:	40240000 	.word	0x40240000
  403db8:	40140000 	.word	0x40140000
  403dbc:	4650      	mov	r0, sl
  403dbe:	f001 ff13 	bl	405be8 <__aeabi_i2d>
  403dc2:	463a      	mov	r2, r7
  403dc4:	4643      	mov	r3, r8
  403dc6:	f001 ff75 	bl	405cb4 <__aeabi_dmul>
  403dca:	2200      	movs	r2, #0
  403dcc:	4bc1      	ldr	r3, [pc, #772]	; (4040d4 <_dtoa_r+0xd9c>)
  403dce:	f001 fdbf 	bl	405950 <__adddf3>
  403dd2:	4605      	mov	r5, r0
  403dd4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403dd8:	4641      	mov	r1, r8
  403dda:	2200      	movs	r2, #0
  403ddc:	4bbe      	ldr	r3, [pc, #760]	; (4040d8 <_dtoa_r+0xda0>)
  403dde:	4638      	mov	r0, r7
  403de0:	f001 fdb4 	bl	40594c <__aeabi_dsub>
  403de4:	462a      	mov	r2, r5
  403de6:	4633      	mov	r3, r6
  403de8:	4682      	mov	sl, r0
  403dea:	468b      	mov	fp, r1
  403dec:	f002 f9f2 	bl	4061d4 <__aeabi_dcmpgt>
  403df0:	4680      	mov	r8, r0
  403df2:	2800      	cmp	r0, #0
  403df4:	f040 8110 	bne.w	404018 <_dtoa_r+0xce0>
  403df8:	462a      	mov	r2, r5
  403dfa:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403dfe:	4650      	mov	r0, sl
  403e00:	4659      	mov	r1, fp
  403e02:	f002 f9c9 	bl	406198 <__aeabi_dcmplt>
  403e06:	b118      	cbz	r0, 403e10 <_dtoa_r+0xad8>
  403e08:	4646      	mov	r6, r8
  403e0a:	e771      	b.n	403cf0 <_dtoa_r+0x9b8>
  403e0c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403e10:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403e14:	f7ff bb8a 	b.w	40352c <_dtoa_r+0x1f4>
  403e18:	9804      	ldr	r0, [sp, #16]
  403e1a:	f7ff babb 	b.w	403394 <_dtoa_r+0x5c>
  403e1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403e22:	970c      	str	r7, [sp, #48]	; 0x30
  403e24:	1afb      	subs	r3, r7, r3
  403e26:	441a      	add	r2, r3
  403e28:	920d      	str	r2, [sp, #52]	; 0x34
  403e2a:	2700      	movs	r7, #0
  403e2c:	e469      	b.n	403702 <_dtoa_r+0x3ca>
  403e2e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403e32:	f04f 0a02 	mov.w	sl, #2
  403e36:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403e3a:	e657      	b.n	403aec <_dtoa_r+0x7b4>
  403e3c:	2100      	movs	r1, #0
  403e3e:	2301      	movs	r3, #1
  403e40:	6461      	str	r1, [r4, #68]	; 0x44
  403e42:	4620      	mov	r0, r4
  403e44:	9325      	str	r3, [sp, #148]	; 0x94
  403e46:	f000 fd79 	bl	40493c <_Balloc>
  403e4a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e4c:	9004      	str	r0, [sp, #16]
  403e4e:	6420      	str	r0, [r4, #64]	; 0x40
  403e50:	930a      	str	r3, [sp, #40]	; 0x28
  403e52:	930f      	str	r3, [sp, #60]	; 0x3c
  403e54:	e629      	b.n	403aaa <_dtoa_r+0x772>
  403e56:	2a00      	cmp	r2, #0
  403e58:	46d0      	mov	r8, sl
  403e5a:	f8cd b018 	str.w	fp, [sp, #24]
  403e5e:	469a      	mov	sl, r3
  403e60:	dd11      	ble.n	403e86 <_dtoa_r+0xb4e>
  403e62:	4649      	mov	r1, r9
  403e64:	2201      	movs	r2, #1
  403e66:	4620      	mov	r0, r4
  403e68:	f000 ff14 	bl	404c94 <__lshift>
  403e6c:	4641      	mov	r1, r8
  403e6e:	4681      	mov	r9, r0
  403e70:	f000 ff62 	bl	404d38 <__mcmp>
  403e74:	2800      	cmp	r0, #0
  403e76:	f340 8146 	ble.w	404106 <_dtoa_r+0xdce>
  403e7a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403e7e:	f000 8106 	beq.w	40408e <_dtoa_r+0xd56>
  403e82:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403e86:	46b3      	mov	fp, r6
  403e88:	f887 a000 	strb.w	sl, [r7]
  403e8c:	1c7d      	adds	r5, r7, #1
  403e8e:	9e06      	ldr	r6, [sp, #24]
  403e90:	e5d2      	b.n	403a38 <_dtoa_r+0x700>
  403e92:	d104      	bne.n	403e9e <_dtoa_r+0xb66>
  403e94:	f01a 0f01 	tst.w	sl, #1
  403e98:	d001      	beq.n	403e9e <_dtoa_r+0xb66>
  403e9a:	e5bd      	b.n	403a18 <_dtoa_r+0x6e0>
  403e9c:	4615      	mov	r5, r2
  403e9e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403ea2:	2b30      	cmp	r3, #48	; 0x30
  403ea4:	f105 32ff 	add.w	r2, r5, #4294967295
  403ea8:	d0f8      	beq.n	403e9c <_dtoa_r+0xb64>
  403eaa:	e5c5      	b.n	403a38 <_dtoa_r+0x700>
  403eac:	9904      	ldr	r1, [sp, #16]
  403eae:	2230      	movs	r2, #48	; 0x30
  403eb0:	700a      	strb	r2, [r1, #0]
  403eb2:	9a02      	ldr	r2, [sp, #8]
  403eb4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403eb8:	3201      	adds	r2, #1
  403eba:	9202      	str	r2, [sp, #8]
  403ebc:	f7ff bbfc 	b.w	4036b8 <_dtoa_r+0x380>
  403ec0:	f000 80bb 	beq.w	40403a <_dtoa_r+0xd02>
  403ec4:	9b02      	ldr	r3, [sp, #8]
  403ec6:	425d      	negs	r5, r3
  403ec8:	4b84      	ldr	r3, [pc, #528]	; (4040dc <_dtoa_r+0xda4>)
  403eca:	f005 020f 	and.w	r2, r5, #15
  403ece:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ed6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403eda:	f001 feeb 	bl	405cb4 <__aeabi_dmul>
  403ede:	112d      	asrs	r5, r5, #4
  403ee0:	4607      	mov	r7, r0
  403ee2:	4688      	mov	r8, r1
  403ee4:	f000 812c 	beq.w	404140 <_dtoa_r+0xe08>
  403ee8:	4e7d      	ldr	r6, [pc, #500]	; (4040e0 <_dtoa_r+0xda8>)
  403eea:	f04f 0a02 	mov.w	sl, #2
  403eee:	07eb      	lsls	r3, r5, #31
  403ef0:	d509      	bpl.n	403f06 <_dtoa_r+0xbce>
  403ef2:	4638      	mov	r0, r7
  403ef4:	4641      	mov	r1, r8
  403ef6:	e9d6 2300 	ldrd	r2, r3, [r6]
  403efa:	f001 fedb 	bl	405cb4 <__aeabi_dmul>
  403efe:	f10a 0a01 	add.w	sl, sl, #1
  403f02:	4607      	mov	r7, r0
  403f04:	4688      	mov	r8, r1
  403f06:	106d      	asrs	r5, r5, #1
  403f08:	f106 0608 	add.w	r6, r6, #8
  403f0c:	d1ef      	bne.n	403eee <_dtoa_r+0xbb6>
  403f0e:	e608      	b.n	403b22 <_dtoa_r+0x7ea>
  403f10:	6871      	ldr	r1, [r6, #4]
  403f12:	4620      	mov	r0, r4
  403f14:	f000 fd12 	bl	40493c <_Balloc>
  403f18:	6933      	ldr	r3, [r6, #16]
  403f1a:	3302      	adds	r3, #2
  403f1c:	009a      	lsls	r2, r3, #2
  403f1e:	4605      	mov	r5, r0
  403f20:	f106 010c 	add.w	r1, r6, #12
  403f24:	300c      	adds	r0, #12
  403f26:	f000 fc63 	bl	4047f0 <memcpy>
  403f2a:	4629      	mov	r1, r5
  403f2c:	2201      	movs	r2, #1
  403f2e:	4620      	mov	r0, r4
  403f30:	f000 feb0 	bl	404c94 <__lshift>
  403f34:	9006      	str	r0, [sp, #24]
  403f36:	e4b5      	b.n	4038a4 <_dtoa_r+0x56c>
  403f38:	2b39      	cmp	r3, #57	; 0x39
  403f3a:	f8cd b018 	str.w	fp, [sp, #24]
  403f3e:	46d0      	mov	r8, sl
  403f40:	f000 80a5 	beq.w	40408e <_dtoa_r+0xd56>
  403f44:	f103 0a01 	add.w	sl, r3, #1
  403f48:	46b3      	mov	fp, r6
  403f4a:	f887 a000 	strb.w	sl, [r7]
  403f4e:	1c7d      	adds	r5, r7, #1
  403f50:	9e06      	ldr	r6, [sp, #24]
  403f52:	e571      	b.n	403a38 <_dtoa_r+0x700>
  403f54:	465a      	mov	r2, fp
  403f56:	46d0      	mov	r8, sl
  403f58:	46b3      	mov	fp, r6
  403f5a:	469a      	mov	sl, r3
  403f5c:	4616      	mov	r6, r2
  403f5e:	e54f      	b.n	403a00 <_dtoa_r+0x6c8>
  403f60:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f62:	495e      	ldr	r1, [pc, #376]	; (4040dc <_dtoa_r+0xda4>)
  403f64:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403f68:	462a      	mov	r2, r5
  403f6a:	4633      	mov	r3, r6
  403f6c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403f70:	f001 fea0 	bl	405cb4 <__aeabi_dmul>
  403f74:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403f78:	4638      	mov	r0, r7
  403f7a:	4641      	mov	r1, r8
  403f7c:	f002 f94a 	bl	406214 <__aeabi_d2iz>
  403f80:	4605      	mov	r5, r0
  403f82:	f001 fe31 	bl	405be8 <__aeabi_i2d>
  403f86:	460b      	mov	r3, r1
  403f88:	4602      	mov	r2, r0
  403f8a:	4641      	mov	r1, r8
  403f8c:	4638      	mov	r0, r7
  403f8e:	f001 fcdd 	bl	40594c <__aeabi_dsub>
  403f92:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f94:	460f      	mov	r7, r1
  403f96:	9904      	ldr	r1, [sp, #16]
  403f98:	3530      	adds	r5, #48	; 0x30
  403f9a:	2b01      	cmp	r3, #1
  403f9c:	700d      	strb	r5, [r1, #0]
  403f9e:	4606      	mov	r6, r0
  403fa0:	f101 0501 	add.w	r5, r1, #1
  403fa4:	d026      	beq.n	403ff4 <_dtoa_r+0xcbc>
  403fa6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fa8:	9a04      	ldr	r2, [sp, #16]
  403faa:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4040e8 <_dtoa_r+0xdb0>
  403fae:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403fb2:	4413      	add	r3, r2
  403fb4:	f04f 0a00 	mov.w	sl, #0
  403fb8:	4699      	mov	r9, r3
  403fba:	4652      	mov	r2, sl
  403fbc:	465b      	mov	r3, fp
  403fbe:	4630      	mov	r0, r6
  403fc0:	4639      	mov	r1, r7
  403fc2:	f001 fe77 	bl	405cb4 <__aeabi_dmul>
  403fc6:	460f      	mov	r7, r1
  403fc8:	4606      	mov	r6, r0
  403fca:	f002 f923 	bl	406214 <__aeabi_d2iz>
  403fce:	4680      	mov	r8, r0
  403fd0:	f001 fe0a 	bl	405be8 <__aeabi_i2d>
  403fd4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403fd8:	4602      	mov	r2, r0
  403fda:	460b      	mov	r3, r1
  403fdc:	4630      	mov	r0, r6
  403fde:	4639      	mov	r1, r7
  403fe0:	f001 fcb4 	bl	40594c <__aeabi_dsub>
  403fe4:	f805 8b01 	strb.w	r8, [r5], #1
  403fe8:	454d      	cmp	r5, r9
  403fea:	4606      	mov	r6, r0
  403fec:	460f      	mov	r7, r1
  403fee:	d1e4      	bne.n	403fba <_dtoa_r+0xc82>
  403ff0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403ff4:	4b3b      	ldr	r3, [pc, #236]	; (4040e4 <_dtoa_r+0xdac>)
  403ff6:	2200      	movs	r2, #0
  403ff8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403ffc:	f001 fca8 	bl	405950 <__adddf3>
  404000:	4632      	mov	r2, r6
  404002:	463b      	mov	r3, r7
  404004:	f002 f8c8 	bl	406198 <__aeabi_dcmplt>
  404008:	2800      	cmp	r0, #0
  40400a:	d046      	beq.n	40409a <_dtoa_r+0xd62>
  40400c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40400e:	9302      	str	r3, [sp, #8]
  404010:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404014:	f7ff bb43 	b.w	40369e <_dtoa_r+0x366>
  404018:	f04f 0800 	mov.w	r8, #0
  40401c:	4646      	mov	r6, r8
  40401e:	e6a9      	b.n	403d74 <_dtoa_r+0xa3c>
  404020:	9b08      	ldr	r3, [sp, #32]
  404022:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404024:	1a9d      	subs	r5, r3, r2
  404026:	2300      	movs	r3, #0
  404028:	f7ff bb71 	b.w	40370e <_dtoa_r+0x3d6>
  40402c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40402e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404030:	9d08      	ldr	r5, [sp, #32]
  404032:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404036:	f7ff bb6a 	b.w	40370e <_dtoa_r+0x3d6>
  40403a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40403e:	f04f 0a02 	mov.w	sl, #2
  404042:	e56e      	b.n	403b22 <_dtoa_r+0x7ea>
  404044:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404046:	2b00      	cmp	r3, #0
  404048:	f43f aeb8 	beq.w	403dbc <_dtoa_r+0xa84>
  40404c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40404e:	2b00      	cmp	r3, #0
  404050:	f77f aede 	ble.w	403e10 <_dtoa_r+0xad8>
  404054:	2200      	movs	r2, #0
  404056:	4b24      	ldr	r3, [pc, #144]	; (4040e8 <_dtoa_r+0xdb0>)
  404058:	4638      	mov	r0, r7
  40405a:	4641      	mov	r1, r8
  40405c:	f001 fe2a 	bl	405cb4 <__aeabi_dmul>
  404060:	4607      	mov	r7, r0
  404062:	4688      	mov	r8, r1
  404064:	f10a 0001 	add.w	r0, sl, #1
  404068:	f001 fdbe 	bl	405be8 <__aeabi_i2d>
  40406c:	463a      	mov	r2, r7
  40406e:	4643      	mov	r3, r8
  404070:	f001 fe20 	bl	405cb4 <__aeabi_dmul>
  404074:	2200      	movs	r2, #0
  404076:	4b17      	ldr	r3, [pc, #92]	; (4040d4 <_dtoa_r+0xd9c>)
  404078:	f001 fc6a 	bl	405950 <__adddf3>
  40407c:	9a02      	ldr	r2, [sp, #8]
  40407e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404080:	9312      	str	r3, [sp, #72]	; 0x48
  404082:	3a01      	subs	r2, #1
  404084:	4605      	mov	r5, r0
  404086:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40408a:	9215      	str	r2, [sp, #84]	; 0x54
  40408c:	e56a      	b.n	403b64 <_dtoa_r+0x82c>
  40408e:	2239      	movs	r2, #57	; 0x39
  404090:	46b3      	mov	fp, r6
  404092:	703a      	strb	r2, [r7, #0]
  404094:	9e06      	ldr	r6, [sp, #24]
  404096:	1c7d      	adds	r5, r7, #1
  404098:	e4c0      	b.n	403a1c <_dtoa_r+0x6e4>
  40409a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40409e:	2000      	movs	r0, #0
  4040a0:	4910      	ldr	r1, [pc, #64]	; (4040e4 <_dtoa_r+0xdac>)
  4040a2:	f001 fc53 	bl	40594c <__aeabi_dsub>
  4040a6:	4632      	mov	r2, r6
  4040a8:	463b      	mov	r3, r7
  4040aa:	f002 f893 	bl	4061d4 <__aeabi_dcmpgt>
  4040ae:	b908      	cbnz	r0, 4040b4 <_dtoa_r+0xd7c>
  4040b0:	e6ae      	b.n	403e10 <_dtoa_r+0xad8>
  4040b2:	4615      	mov	r5, r2
  4040b4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4040b8:	2b30      	cmp	r3, #48	; 0x30
  4040ba:	f105 32ff 	add.w	r2, r5, #4294967295
  4040be:	d0f8      	beq.n	4040b2 <_dtoa_r+0xd7a>
  4040c0:	e5d7      	b.n	403c72 <_dtoa_r+0x93a>
  4040c2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4040c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4040c8:	9302      	str	r3, [sp, #8]
  4040ca:	f7ff bae8 	b.w	40369e <_dtoa_r+0x366>
  4040ce:	970c      	str	r7, [sp, #48]	; 0x30
  4040d0:	f7ff bba5 	b.w	40381e <_dtoa_r+0x4e6>
  4040d4:	401c0000 	.word	0x401c0000
  4040d8:	40140000 	.word	0x40140000
  4040dc:	00406d58 	.word	0x00406d58
  4040e0:	00406d30 	.word	0x00406d30
  4040e4:	3fe00000 	.word	0x3fe00000
  4040e8:	40240000 	.word	0x40240000
  4040ec:	2b39      	cmp	r3, #57	; 0x39
  4040ee:	f8cd b018 	str.w	fp, [sp, #24]
  4040f2:	46d0      	mov	r8, sl
  4040f4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4040f8:	469a      	mov	sl, r3
  4040fa:	d0c8      	beq.n	40408e <_dtoa_r+0xd56>
  4040fc:	f1bb 0f00 	cmp.w	fp, #0
  404100:	f73f aebf 	bgt.w	403e82 <_dtoa_r+0xb4a>
  404104:	e6bf      	b.n	403e86 <_dtoa_r+0xb4e>
  404106:	f47f aebe 	bne.w	403e86 <_dtoa_r+0xb4e>
  40410a:	f01a 0f01 	tst.w	sl, #1
  40410e:	f43f aeba 	beq.w	403e86 <_dtoa_r+0xb4e>
  404112:	e6b2      	b.n	403e7a <_dtoa_r+0xb42>
  404114:	f04f 0800 	mov.w	r8, #0
  404118:	4646      	mov	r6, r8
  40411a:	e5e9      	b.n	403cf0 <_dtoa_r+0x9b8>
  40411c:	4631      	mov	r1, r6
  40411e:	2300      	movs	r3, #0
  404120:	220a      	movs	r2, #10
  404122:	4620      	mov	r0, r4
  404124:	f000 fc3a 	bl	40499c <__multadd>
  404128:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40412a:	2b00      	cmp	r3, #0
  40412c:	4606      	mov	r6, r0
  40412e:	dd0a      	ble.n	404146 <_dtoa_r+0xe0e>
  404130:	930a      	str	r3, [sp, #40]	; 0x28
  404132:	f7ff bbaa 	b.w	40388a <_dtoa_r+0x552>
  404136:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404138:	2b02      	cmp	r3, #2
  40413a:	dc23      	bgt.n	404184 <_dtoa_r+0xe4c>
  40413c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40413e:	e43b      	b.n	4039b8 <_dtoa_r+0x680>
  404140:	f04f 0a02 	mov.w	sl, #2
  404144:	e4ed      	b.n	403b22 <_dtoa_r+0x7ea>
  404146:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404148:	2b02      	cmp	r3, #2
  40414a:	dc1b      	bgt.n	404184 <_dtoa_r+0xe4c>
  40414c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40414e:	e7ef      	b.n	404130 <_dtoa_r+0xdf8>
  404150:	2500      	movs	r5, #0
  404152:	6465      	str	r5, [r4, #68]	; 0x44
  404154:	4629      	mov	r1, r5
  404156:	4620      	mov	r0, r4
  404158:	f000 fbf0 	bl	40493c <_Balloc>
  40415c:	f04f 33ff 	mov.w	r3, #4294967295
  404160:	930a      	str	r3, [sp, #40]	; 0x28
  404162:	930f      	str	r3, [sp, #60]	; 0x3c
  404164:	2301      	movs	r3, #1
  404166:	9004      	str	r0, [sp, #16]
  404168:	9525      	str	r5, [sp, #148]	; 0x94
  40416a:	6420      	str	r0, [r4, #64]	; 0x40
  40416c:	930b      	str	r3, [sp, #44]	; 0x2c
  40416e:	f7ff b9dd 	b.w	40352c <_dtoa_r+0x1f4>
  404172:	2501      	movs	r5, #1
  404174:	f7ff b9a5 	b.w	4034c2 <_dtoa_r+0x18a>
  404178:	f43f ab69 	beq.w	40384e <_dtoa_r+0x516>
  40417c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404180:	f7ff bbf9 	b.w	403976 <_dtoa_r+0x63e>
  404184:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404186:	930a      	str	r3, [sp, #40]	; 0x28
  404188:	e5e5      	b.n	403d56 <_dtoa_r+0xa1e>
  40418a:	bf00      	nop

0040418c <__libc_fini_array>:
  40418c:	b538      	push	{r3, r4, r5, lr}
  40418e:	4c0a      	ldr	r4, [pc, #40]	; (4041b8 <__libc_fini_array+0x2c>)
  404190:	4d0a      	ldr	r5, [pc, #40]	; (4041bc <__libc_fini_array+0x30>)
  404192:	1b64      	subs	r4, r4, r5
  404194:	10a4      	asrs	r4, r4, #2
  404196:	d00a      	beq.n	4041ae <__libc_fini_array+0x22>
  404198:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40419c:	3b01      	subs	r3, #1
  40419e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4041a2:	3c01      	subs	r4, #1
  4041a4:	f855 3904 	ldr.w	r3, [r5], #-4
  4041a8:	4798      	blx	r3
  4041aa:	2c00      	cmp	r4, #0
  4041ac:	d1f9      	bne.n	4041a2 <__libc_fini_array+0x16>
  4041ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4041b2:	f002 becf 	b.w	406f54 <_fini>
  4041b6:	bf00      	nop
  4041b8:	00406f64 	.word	0x00406f64
  4041bc:	00406f60 	.word	0x00406f60

004041c0 <_localeconv_r>:
  4041c0:	4a04      	ldr	r2, [pc, #16]	; (4041d4 <_localeconv_r+0x14>)
  4041c2:	4b05      	ldr	r3, [pc, #20]	; (4041d8 <_localeconv_r+0x18>)
  4041c4:	6812      	ldr	r2, [r2, #0]
  4041c6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4041c8:	2800      	cmp	r0, #0
  4041ca:	bf08      	it	eq
  4041cc:	4618      	moveq	r0, r3
  4041ce:	30f0      	adds	r0, #240	; 0xf0
  4041d0:	4770      	bx	lr
  4041d2:	bf00      	nop
  4041d4:	20400020 	.word	0x20400020
  4041d8:	20400864 	.word	0x20400864

004041dc <__retarget_lock_acquire_recursive>:
  4041dc:	4770      	bx	lr
  4041de:	bf00      	nop

004041e0 <__retarget_lock_release_recursive>:
  4041e0:	4770      	bx	lr
  4041e2:	bf00      	nop

004041e4 <_malloc_r>:
  4041e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4041e8:	f101 060b 	add.w	r6, r1, #11
  4041ec:	2e16      	cmp	r6, #22
  4041ee:	b083      	sub	sp, #12
  4041f0:	4605      	mov	r5, r0
  4041f2:	f240 809e 	bls.w	404332 <_malloc_r+0x14e>
  4041f6:	f036 0607 	bics.w	r6, r6, #7
  4041fa:	f100 80bd 	bmi.w	404378 <_malloc_r+0x194>
  4041fe:	42b1      	cmp	r1, r6
  404200:	f200 80ba 	bhi.w	404378 <_malloc_r+0x194>
  404204:	f000 fb8e 	bl	404924 <__malloc_lock>
  404208:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40420c:	f0c0 8293 	bcc.w	404736 <_malloc_r+0x552>
  404210:	0a73      	lsrs	r3, r6, #9
  404212:	f000 80b8 	beq.w	404386 <_malloc_r+0x1a2>
  404216:	2b04      	cmp	r3, #4
  404218:	f200 8179 	bhi.w	40450e <_malloc_r+0x32a>
  40421c:	09b3      	lsrs	r3, r6, #6
  40421e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404222:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404226:	00c3      	lsls	r3, r0, #3
  404228:	4fbf      	ldr	r7, [pc, #764]	; (404528 <_malloc_r+0x344>)
  40422a:	443b      	add	r3, r7
  40422c:	f1a3 0108 	sub.w	r1, r3, #8
  404230:	685c      	ldr	r4, [r3, #4]
  404232:	42a1      	cmp	r1, r4
  404234:	d106      	bne.n	404244 <_malloc_r+0x60>
  404236:	e00c      	b.n	404252 <_malloc_r+0x6e>
  404238:	2a00      	cmp	r2, #0
  40423a:	f280 80aa 	bge.w	404392 <_malloc_r+0x1ae>
  40423e:	68e4      	ldr	r4, [r4, #12]
  404240:	42a1      	cmp	r1, r4
  404242:	d006      	beq.n	404252 <_malloc_r+0x6e>
  404244:	6863      	ldr	r3, [r4, #4]
  404246:	f023 0303 	bic.w	r3, r3, #3
  40424a:	1b9a      	subs	r2, r3, r6
  40424c:	2a0f      	cmp	r2, #15
  40424e:	ddf3      	ble.n	404238 <_malloc_r+0x54>
  404250:	4670      	mov	r0, lr
  404252:	693c      	ldr	r4, [r7, #16]
  404254:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40453c <_malloc_r+0x358>
  404258:	4574      	cmp	r4, lr
  40425a:	f000 81ab 	beq.w	4045b4 <_malloc_r+0x3d0>
  40425e:	6863      	ldr	r3, [r4, #4]
  404260:	f023 0303 	bic.w	r3, r3, #3
  404264:	1b9a      	subs	r2, r3, r6
  404266:	2a0f      	cmp	r2, #15
  404268:	f300 8190 	bgt.w	40458c <_malloc_r+0x3a8>
  40426c:	2a00      	cmp	r2, #0
  40426e:	f8c7 e014 	str.w	lr, [r7, #20]
  404272:	f8c7 e010 	str.w	lr, [r7, #16]
  404276:	f280 809d 	bge.w	4043b4 <_malloc_r+0x1d0>
  40427a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40427e:	f080 8161 	bcs.w	404544 <_malloc_r+0x360>
  404282:	08db      	lsrs	r3, r3, #3
  404284:	f103 0c01 	add.w	ip, r3, #1
  404288:	1099      	asrs	r1, r3, #2
  40428a:	687a      	ldr	r2, [r7, #4]
  40428c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404290:	f8c4 8008 	str.w	r8, [r4, #8]
  404294:	2301      	movs	r3, #1
  404296:	408b      	lsls	r3, r1
  404298:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40429c:	4313      	orrs	r3, r2
  40429e:	3908      	subs	r1, #8
  4042a0:	60e1      	str	r1, [r4, #12]
  4042a2:	607b      	str	r3, [r7, #4]
  4042a4:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4042a8:	f8c8 400c 	str.w	r4, [r8, #12]
  4042ac:	1082      	asrs	r2, r0, #2
  4042ae:	2401      	movs	r4, #1
  4042b0:	4094      	lsls	r4, r2
  4042b2:	429c      	cmp	r4, r3
  4042b4:	f200 808b 	bhi.w	4043ce <_malloc_r+0x1ea>
  4042b8:	421c      	tst	r4, r3
  4042ba:	d106      	bne.n	4042ca <_malloc_r+0xe6>
  4042bc:	f020 0003 	bic.w	r0, r0, #3
  4042c0:	0064      	lsls	r4, r4, #1
  4042c2:	421c      	tst	r4, r3
  4042c4:	f100 0004 	add.w	r0, r0, #4
  4042c8:	d0fa      	beq.n	4042c0 <_malloc_r+0xdc>
  4042ca:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4042ce:	46cc      	mov	ip, r9
  4042d0:	4680      	mov	r8, r0
  4042d2:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4042d6:	459c      	cmp	ip, r3
  4042d8:	d107      	bne.n	4042ea <_malloc_r+0x106>
  4042da:	e16d      	b.n	4045b8 <_malloc_r+0x3d4>
  4042dc:	2a00      	cmp	r2, #0
  4042de:	f280 817b 	bge.w	4045d8 <_malloc_r+0x3f4>
  4042e2:	68db      	ldr	r3, [r3, #12]
  4042e4:	459c      	cmp	ip, r3
  4042e6:	f000 8167 	beq.w	4045b8 <_malloc_r+0x3d4>
  4042ea:	6859      	ldr	r1, [r3, #4]
  4042ec:	f021 0103 	bic.w	r1, r1, #3
  4042f0:	1b8a      	subs	r2, r1, r6
  4042f2:	2a0f      	cmp	r2, #15
  4042f4:	ddf2      	ble.n	4042dc <_malloc_r+0xf8>
  4042f6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4042fa:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4042fe:	9300      	str	r3, [sp, #0]
  404300:	199c      	adds	r4, r3, r6
  404302:	4628      	mov	r0, r5
  404304:	f046 0601 	orr.w	r6, r6, #1
  404308:	f042 0501 	orr.w	r5, r2, #1
  40430c:	605e      	str	r6, [r3, #4]
  40430e:	f8c8 c00c 	str.w	ip, [r8, #12]
  404312:	f8cc 8008 	str.w	r8, [ip, #8]
  404316:	617c      	str	r4, [r7, #20]
  404318:	613c      	str	r4, [r7, #16]
  40431a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40431e:	f8c4 e008 	str.w	lr, [r4, #8]
  404322:	6065      	str	r5, [r4, #4]
  404324:	505a      	str	r2, [r3, r1]
  404326:	f000 fb03 	bl	404930 <__malloc_unlock>
  40432a:	9b00      	ldr	r3, [sp, #0]
  40432c:	f103 0408 	add.w	r4, r3, #8
  404330:	e01e      	b.n	404370 <_malloc_r+0x18c>
  404332:	2910      	cmp	r1, #16
  404334:	d820      	bhi.n	404378 <_malloc_r+0x194>
  404336:	f000 faf5 	bl	404924 <__malloc_lock>
  40433a:	2610      	movs	r6, #16
  40433c:	2318      	movs	r3, #24
  40433e:	2002      	movs	r0, #2
  404340:	4f79      	ldr	r7, [pc, #484]	; (404528 <_malloc_r+0x344>)
  404342:	443b      	add	r3, r7
  404344:	f1a3 0208 	sub.w	r2, r3, #8
  404348:	685c      	ldr	r4, [r3, #4]
  40434a:	4294      	cmp	r4, r2
  40434c:	f000 813d 	beq.w	4045ca <_malloc_r+0x3e6>
  404350:	6863      	ldr	r3, [r4, #4]
  404352:	68e1      	ldr	r1, [r4, #12]
  404354:	68a6      	ldr	r6, [r4, #8]
  404356:	f023 0303 	bic.w	r3, r3, #3
  40435a:	4423      	add	r3, r4
  40435c:	4628      	mov	r0, r5
  40435e:	685a      	ldr	r2, [r3, #4]
  404360:	60f1      	str	r1, [r6, #12]
  404362:	f042 0201 	orr.w	r2, r2, #1
  404366:	608e      	str	r6, [r1, #8]
  404368:	605a      	str	r2, [r3, #4]
  40436a:	f000 fae1 	bl	404930 <__malloc_unlock>
  40436e:	3408      	adds	r4, #8
  404370:	4620      	mov	r0, r4
  404372:	b003      	add	sp, #12
  404374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404378:	2400      	movs	r4, #0
  40437a:	230c      	movs	r3, #12
  40437c:	4620      	mov	r0, r4
  40437e:	602b      	str	r3, [r5, #0]
  404380:	b003      	add	sp, #12
  404382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404386:	2040      	movs	r0, #64	; 0x40
  404388:	f44f 7300 	mov.w	r3, #512	; 0x200
  40438c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404390:	e74a      	b.n	404228 <_malloc_r+0x44>
  404392:	4423      	add	r3, r4
  404394:	68e1      	ldr	r1, [r4, #12]
  404396:	685a      	ldr	r2, [r3, #4]
  404398:	68a6      	ldr	r6, [r4, #8]
  40439a:	f042 0201 	orr.w	r2, r2, #1
  40439e:	60f1      	str	r1, [r6, #12]
  4043a0:	4628      	mov	r0, r5
  4043a2:	608e      	str	r6, [r1, #8]
  4043a4:	605a      	str	r2, [r3, #4]
  4043a6:	f000 fac3 	bl	404930 <__malloc_unlock>
  4043aa:	3408      	adds	r4, #8
  4043ac:	4620      	mov	r0, r4
  4043ae:	b003      	add	sp, #12
  4043b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043b4:	4423      	add	r3, r4
  4043b6:	4628      	mov	r0, r5
  4043b8:	685a      	ldr	r2, [r3, #4]
  4043ba:	f042 0201 	orr.w	r2, r2, #1
  4043be:	605a      	str	r2, [r3, #4]
  4043c0:	f000 fab6 	bl	404930 <__malloc_unlock>
  4043c4:	3408      	adds	r4, #8
  4043c6:	4620      	mov	r0, r4
  4043c8:	b003      	add	sp, #12
  4043ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043ce:	68bc      	ldr	r4, [r7, #8]
  4043d0:	6863      	ldr	r3, [r4, #4]
  4043d2:	f023 0803 	bic.w	r8, r3, #3
  4043d6:	45b0      	cmp	r8, r6
  4043d8:	d304      	bcc.n	4043e4 <_malloc_r+0x200>
  4043da:	eba8 0306 	sub.w	r3, r8, r6
  4043de:	2b0f      	cmp	r3, #15
  4043e0:	f300 8085 	bgt.w	4044ee <_malloc_r+0x30a>
  4043e4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404540 <_malloc_r+0x35c>
  4043e8:	4b50      	ldr	r3, [pc, #320]	; (40452c <_malloc_r+0x348>)
  4043ea:	f8d9 2000 	ldr.w	r2, [r9]
  4043ee:	681b      	ldr	r3, [r3, #0]
  4043f0:	3201      	adds	r2, #1
  4043f2:	4433      	add	r3, r6
  4043f4:	eb04 0a08 	add.w	sl, r4, r8
  4043f8:	f000 8155 	beq.w	4046a6 <_malloc_r+0x4c2>
  4043fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404400:	330f      	adds	r3, #15
  404402:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404406:	f02b 0b0f 	bic.w	fp, fp, #15
  40440a:	4659      	mov	r1, fp
  40440c:	4628      	mov	r0, r5
  40440e:	f000 fd8f 	bl	404f30 <_sbrk_r>
  404412:	1c41      	adds	r1, r0, #1
  404414:	4602      	mov	r2, r0
  404416:	f000 80fc 	beq.w	404612 <_malloc_r+0x42e>
  40441a:	4582      	cmp	sl, r0
  40441c:	f200 80f7 	bhi.w	40460e <_malloc_r+0x42a>
  404420:	4b43      	ldr	r3, [pc, #268]	; (404530 <_malloc_r+0x34c>)
  404422:	6819      	ldr	r1, [r3, #0]
  404424:	4459      	add	r1, fp
  404426:	6019      	str	r1, [r3, #0]
  404428:	f000 814d 	beq.w	4046c6 <_malloc_r+0x4e2>
  40442c:	f8d9 0000 	ldr.w	r0, [r9]
  404430:	3001      	adds	r0, #1
  404432:	bf1b      	ittet	ne
  404434:	eba2 0a0a 	subne.w	sl, r2, sl
  404438:	4451      	addne	r1, sl
  40443a:	f8c9 2000 	streq.w	r2, [r9]
  40443e:	6019      	strne	r1, [r3, #0]
  404440:	f012 0107 	ands.w	r1, r2, #7
  404444:	f000 8115 	beq.w	404672 <_malloc_r+0x48e>
  404448:	f1c1 0008 	rsb	r0, r1, #8
  40444c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404450:	4402      	add	r2, r0
  404452:	3108      	adds	r1, #8
  404454:	eb02 090b 	add.w	r9, r2, fp
  404458:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40445c:	eba1 0909 	sub.w	r9, r1, r9
  404460:	4649      	mov	r1, r9
  404462:	4628      	mov	r0, r5
  404464:	9301      	str	r3, [sp, #4]
  404466:	9200      	str	r2, [sp, #0]
  404468:	f000 fd62 	bl	404f30 <_sbrk_r>
  40446c:	1c43      	adds	r3, r0, #1
  40446e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404472:	f000 8143 	beq.w	4046fc <_malloc_r+0x518>
  404476:	1a80      	subs	r0, r0, r2
  404478:	4448      	add	r0, r9
  40447a:	f040 0001 	orr.w	r0, r0, #1
  40447e:	6819      	ldr	r1, [r3, #0]
  404480:	60ba      	str	r2, [r7, #8]
  404482:	4449      	add	r1, r9
  404484:	42bc      	cmp	r4, r7
  404486:	6050      	str	r0, [r2, #4]
  404488:	6019      	str	r1, [r3, #0]
  40448a:	d017      	beq.n	4044bc <_malloc_r+0x2d8>
  40448c:	f1b8 0f0f 	cmp.w	r8, #15
  404490:	f240 80fb 	bls.w	40468a <_malloc_r+0x4a6>
  404494:	6860      	ldr	r0, [r4, #4]
  404496:	f1a8 020c 	sub.w	r2, r8, #12
  40449a:	f022 0207 	bic.w	r2, r2, #7
  40449e:	eb04 0e02 	add.w	lr, r4, r2
  4044a2:	f000 0001 	and.w	r0, r0, #1
  4044a6:	f04f 0c05 	mov.w	ip, #5
  4044aa:	4310      	orrs	r0, r2
  4044ac:	2a0f      	cmp	r2, #15
  4044ae:	6060      	str	r0, [r4, #4]
  4044b0:	f8ce c004 	str.w	ip, [lr, #4]
  4044b4:	f8ce c008 	str.w	ip, [lr, #8]
  4044b8:	f200 8117 	bhi.w	4046ea <_malloc_r+0x506>
  4044bc:	4b1d      	ldr	r3, [pc, #116]	; (404534 <_malloc_r+0x350>)
  4044be:	68bc      	ldr	r4, [r7, #8]
  4044c0:	681a      	ldr	r2, [r3, #0]
  4044c2:	4291      	cmp	r1, r2
  4044c4:	bf88      	it	hi
  4044c6:	6019      	strhi	r1, [r3, #0]
  4044c8:	4b1b      	ldr	r3, [pc, #108]	; (404538 <_malloc_r+0x354>)
  4044ca:	681a      	ldr	r2, [r3, #0]
  4044cc:	4291      	cmp	r1, r2
  4044ce:	6862      	ldr	r2, [r4, #4]
  4044d0:	bf88      	it	hi
  4044d2:	6019      	strhi	r1, [r3, #0]
  4044d4:	f022 0203 	bic.w	r2, r2, #3
  4044d8:	4296      	cmp	r6, r2
  4044da:	eba2 0306 	sub.w	r3, r2, r6
  4044de:	d801      	bhi.n	4044e4 <_malloc_r+0x300>
  4044e0:	2b0f      	cmp	r3, #15
  4044e2:	dc04      	bgt.n	4044ee <_malloc_r+0x30a>
  4044e4:	4628      	mov	r0, r5
  4044e6:	f000 fa23 	bl	404930 <__malloc_unlock>
  4044ea:	2400      	movs	r4, #0
  4044ec:	e740      	b.n	404370 <_malloc_r+0x18c>
  4044ee:	19a2      	adds	r2, r4, r6
  4044f0:	f043 0301 	orr.w	r3, r3, #1
  4044f4:	f046 0601 	orr.w	r6, r6, #1
  4044f8:	6066      	str	r6, [r4, #4]
  4044fa:	4628      	mov	r0, r5
  4044fc:	60ba      	str	r2, [r7, #8]
  4044fe:	6053      	str	r3, [r2, #4]
  404500:	f000 fa16 	bl	404930 <__malloc_unlock>
  404504:	3408      	adds	r4, #8
  404506:	4620      	mov	r0, r4
  404508:	b003      	add	sp, #12
  40450a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40450e:	2b14      	cmp	r3, #20
  404510:	d971      	bls.n	4045f6 <_malloc_r+0x412>
  404512:	2b54      	cmp	r3, #84	; 0x54
  404514:	f200 80a3 	bhi.w	40465e <_malloc_r+0x47a>
  404518:	0b33      	lsrs	r3, r6, #12
  40451a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40451e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404522:	00c3      	lsls	r3, r0, #3
  404524:	e680      	b.n	404228 <_malloc_r+0x44>
  404526:	bf00      	nop
  404528:	20400454 	.word	0x20400454
  40452c:	20400ca0 	.word	0x20400ca0
  404530:	20400c70 	.word	0x20400c70
  404534:	20400c98 	.word	0x20400c98
  404538:	20400c9c 	.word	0x20400c9c
  40453c:	2040045c 	.word	0x2040045c
  404540:	2040085c 	.word	0x2040085c
  404544:	0a5a      	lsrs	r2, r3, #9
  404546:	2a04      	cmp	r2, #4
  404548:	d95b      	bls.n	404602 <_malloc_r+0x41e>
  40454a:	2a14      	cmp	r2, #20
  40454c:	f200 80ae 	bhi.w	4046ac <_malloc_r+0x4c8>
  404550:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404554:	00c9      	lsls	r1, r1, #3
  404556:	325b      	adds	r2, #91	; 0x5b
  404558:	eb07 0c01 	add.w	ip, r7, r1
  40455c:	5879      	ldr	r1, [r7, r1]
  40455e:	f1ac 0c08 	sub.w	ip, ip, #8
  404562:	458c      	cmp	ip, r1
  404564:	f000 8088 	beq.w	404678 <_malloc_r+0x494>
  404568:	684a      	ldr	r2, [r1, #4]
  40456a:	f022 0203 	bic.w	r2, r2, #3
  40456e:	4293      	cmp	r3, r2
  404570:	d273      	bcs.n	40465a <_malloc_r+0x476>
  404572:	6889      	ldr	r1, [r1, #8]
  404574:	458c      	cmp	ip, r1
  404576:	d1f7      	bne.n	404568 <_malloc_r+0x384>
  404578:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40457c:	687b      	ldr	r3, [r7, #4]
  40457e:	60e2      	str	r2, [r4, #12]
  404580:	f8c4 c008 	str.w	ip, [r4, #8]
  404584:	6094      	str	r4, [r2, #8]
  404586:	f8cc 400c 	str.w	r4, [ip, #12]
  40458a:	e68f      	b.n	4042ac <_malloc_r+0xc8>
  40458c:	19a1      	adds	r1, r4, r6
  40458e:	f046 0c01 	orr.w	ip, r6, #1
  404592:	f042 0601 	orr.w	r6, r2, #1
  404596:	f8c4 c004 	str.w	ip, [r4, #4]
  40459a:	4628      	mov	r0, r5
  40459c:	6179      	str	r1, [r7, #20]
  40459e:	6139      	str	r1, [r7, #16]
  4045a0:	f8c1 e00c 	str.w	lr, [r1, #12]
  4045a4:	f8c1 e008 	str.w	lr, [r1, #8]
  4045a8:	604e      	str	r6, [r1, #4]
  4045aa:	50e2      	str	r2, [r4, r3]
  4045ac:	f000 f9c0 	bl	404930 <__malloc_unlock>
  4045b0:	3408      	adds	r4, #8
  4045b2:	e6dd      	b.n	404370 <_malloc_r+0x18c>
  4045b4:	687b      	ldr	r3, [r7, #4]
  4045b6:	e679      	b.n	4042ac <_malloc_r+0xc8>
  4045b8:	f108 0801 	add.w	r8, r8, #1
  4045bc:	f018 0f03 	tst.w	r8, #3
  4045c0:	f10c 0c08 	add.w	ip, ip, #8
  4045c4:	f47f ae85 	bne.w	4042d2 <_malloc_r+0xee>
  4045c8:	e02d      	b.n	404626 <_malloc_r+0x442>
  4045ca:	68dc      	ldr	r4, [r3, #12]
  4045cc:	42a3      	cmp	r3, r4
  4045ce:	bf08      	it	eq
  4045d0:	3002      	addeq	r0, #2
  4045d2:	f43f ae3e 	beq.w	404252 <_malloc_r+0x6e>
  4045d6:	e6bb      	b.n	404350 <_malloc_r+0x16c>
  4045d8:	4419      	add	r1, r3
  4045da:	461c      	mov	r4, r3
  4045dc:	684a      	ldr	r2, [r1, #4]
  4045de:	68db      	ldr	r3, [r3, #12]
  4045e0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4045e4:	f042 0201 	orr.w	r2, r2, #1
  4045e8:	604a      	str	r2, [r1, #4]
  4045ea:	4628      	mov	r0, r5
  4045ec:	60f3      	str	r3, [r6, #12]
  4045ee:	609e      	str	r6, [r3, #8]
  4045f0:	f000 f99e 	bl	404930 <__malloc_unlock>
  4045f4:	e6bc      	b.n	404370 <_malloc_r+0x18c>
  4045f6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4045fa:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4045fe:	00c3      	lsls	r3, r0, #3
  404600:	e612      	b.n	404228 <_malloc_r+0x44>
  404602:	099a      	lsrs	r2, r3, #6
  404604:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404608:	00c9      	lsls	r1, r1, #3
  40460a:	3238      	adds	r2, #56	; 0x38
  40460c:	e7a4      	b.n	404558 <_malloc_r+0x374>
  40460e:	42bc      	cmp	r4, r7
  404610:	d054      	beq.n	4046bc <_malloc_r+0x4d8>
  404612:	68bc      	ldr	r4, [r7, #8]
  404614:	6862      	ldr	r2, [r4, #4]
  404616:	f022 0203 	bic.w	r2, r2, #3
  40461a:	e75d      	b.n	4044d8 <_malloc_r+0x2f4>
  40461c:	f859 3908 	ldr.w	r3, [r9], #-8
  404620:	4599      	cmp	r9, r3
  404622:	f040 8086 	bne.w	404732 <_malloc_r+0x54e>
  404626:	f010 0f03 	tst.w	r0, #3
  40462a:	f100 30ff 	add.w	r0, r0, #4294967295
  40462e:	d1f5      	bne.n	40461c <_malloc_r+0x438>
  404630:	687b      	ldr	r3, [r7, #4]
  404632:	ea23 0304 	bic.w	r3, r3, r4
  404636:	607b      	str	r3, [r7, #4]
  404638:	0064      	lsls	r4, r4, #1
  40463a:	429c      	cmp	r4, r3
  40463c:	f63f aec7 	bhi.w	4043ce <_malloc_r+0x1ea>
  404640:	2c00      	cmp	r4, #0
  404642:	f43f aec4 	beq.w	4043ce <_malloc_r+0x1ea>
  404646:	421c      	tst	r4, r3
  404648:	4640      	mov	r0, r8
  40464a:	f47f ae3e 	bne.w	4042ca <_malloc_r+0xe6>
  40464e:	0064      	lsls	r4, r4, #1
  404650:	421c      	tst	r4, r3
  404652:	f100 0004 	add.w	r0, r0, #4
  404656:	d0fa      	beq.n	40464e <_malloc_r+0x46a>
  404658:	e637      	b.n	4042ca <_malloc_r+0xe6>
  40465a:	468c      	mov	ip, r1
  40465c:	e78c      	b.n	404578 <_malloc_r+0x394>
  40465e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404662:	d815      	bhi.n	404690 <_malloc_r+0x4ac>
  404664:	0bf3      	lsrs	r3, r6, #15
  404666:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40466a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40466e:	00c3      	lsls	r3, r0, #3
  404670:	e5da      	b.n	404228 <_malloc_r+0x44>
  404672:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404676:	e6ed      	b.n	404454 <_malloc_r+0x270>
  404678:	687b      	ldr	r3, [r7, #4]
  40467a:	1092      	asrs	r2, r2, #2
  40467c:	2101      	movs	r1, #1
  40467e:	fa01 f202 	lsl.w	r2, r1, r2
  404682:	4313      	orrs	r3, r2
  404684:	607b      	str	r3, [r7, #4]
  404686:	4662      	mov	r2, ip
  404688:	e779      	b.n	40457e <_malloc_r+0x39a>
  40468a:	2301      	movs	r3, #1
  40468c:	6053      	str	r3, [r2, #4]
  40468e:	e729      	b.n	4044e4 <_malloc_r+0x300>
  404690:	f240 5254 	movw	r2, #1364	; 0x554
  404694:	4293      	cmp	r3, r2
  404696:	d822      	bhi.n	4046de <_malloc_r+0x4fa>
  404698:	0cb3      	lsrs	r3, r6, #18
  40469a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40469e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4046a2:	00c3      	lsls	r3, r0, #3
  4046a4:	e5c0      	b.n	404228 <_malloc_r+0x44>
  4046a6:	f103 0b10 	add.w	fp, r3, #16
  4046aa:	e6ae      	b.n	40440a <_malloc_r+0x226>
  4046ac:	2a54      	cmp	r2, #84	; 0x54
  4046ae:	d829      	bhi.n	404704 <_malloc_r+0x520>
  4046b0:	0b1a      	lsrs	r2, r3, #12
  4046b2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4046b6:	00c9      	lsls	r1, r1, #3
  4046b8:	326e      	adds	r2, #110	; 0x6e
  4046ba:	e74d      	b.n	404558 <_malloc_r+0x374>
  4046bc:	4b20      	ldr	r3, [pc, #128]	; (404740 <_malloc_r+0x55c>)
  4046be:	6819      	ldr	r1, [r3, #0]
  4046c0:	4459      	add	r1, fp
  4046c2:	6019      	str	r1, [r3, #0]
  4046c4:	e6b2      	b.n	40442c <_malloc_r+0x248>
  4046c6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4046ca:	2800      	cmp	r0, #0
  4046cc:	f47f aeae 	bne.w	40442c <_malloc_r+0x248>
  4046d0:	eb08 030b 	add.w	r3, r8, fp
  4046d4:	68ba      	ldr	r2, [r7, #8]
  4046d6:	f043 0301 	orr.w	r3, r3, #1
  4046da:	6053      	str	r3, [r2, #4]
  4046dc:	e6ee      	b.n	4044bc <_malloc_r+0x2d8>
  4046de:	207f      	movs	r0, #127	; 0x7f
  4046e0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4046e4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4046e8:	e59e      	b.n	404228 <_malloc_r+0x44>
  4046ea:	f104 0108 	add.w	r1, r4, #8
  4046ee:	4628      	mov	r0, r5
  4046f0:	9300      	str	r3, [sp, #0]
  4046f2:	f000 fe13 	bl	40531c <_free_r>
  4046f6:	9b00      	ldr	r3, [sp, #0]
  4046f8:	6819      	ldr	r1, [r3, #0]
  4046fa:	e6df      	b.n	4044bc <_malloc_r+0x2d8>
  4046fc:	2001      	movs	r0, #1
  4046fe:	f04f 0900 	mov.w	r9, #0
  404702:	e6bc      	b.n	40447e <_malloc_r+0x29a>
  404704:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404708:	d805      	bhi.n	404716 <_malloc_r+0x532>
  40470a:	0bda      	lsrs	r2, r3, #15
  40470c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404710:	00c9      	lsls	r1, r1, #3
  404712:	3277      	adds	r2, #119	; 0x77
  404714:	e720      	b.n	404558 <_malloc_r+0x374>
  404716:	f240 5154 	movw	r1, #1364	; 0x554
  40471a:	428a      	cmp	r2, r1
  40471c:	d805      	bhi.n	40472a <_malloc_r+0x546>
  40471e:	0c9a      	lsrs	r2, r3, #18
  404720:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404724:	00c9      	lsls	r1, r1, #3
  404726:	327c      	adds	r2, #124	; 0x7c
  404728:	e716      	b.n	404558 <_malloc_r+0x374>
  40472a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40472e:	227e      	movs	r2, #126	; 0x7e
  404730:	e712      	b.n	404558 <_malloc_r+0x374>
  404732:	687b      	ldr	r3, [r7, #4]
  404734:	e780      	b.n	404638 <_malloc_r+0x454>
  404736:	08f0      	lsrs	r0, r6, #3
  404738:	f106 0308 	add.w	r3, r6, #8
  40473c:	e600      	b.n	404340 <_malloc_r+0x15c>
  40473e:	bf00      	nop
  404740:	20400c70 	.word	0x20400c70
	...

00404750 <memchr>:
  404750:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404754:	2a10      	cmp	r2, #16
  404756:	db2b      	blt.n	4047b0 <memchr+0x60>
  404758:	f010 0f07 	tst.w	r0, #7
  40475c:	d008      	beq.n	404770 <memchr+0x20>
  40475e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404762:	3a01      	subs	r2, #1
  404764:	428b      	cmp	r3, r1
  404766:	d02d      	beq.n	4047c4 <memchr+0x74>
  404768:	f010 0f07 	tst.w	r0, #7
  40476c:	b342      	cbz	r2, 4047c0 <memchr+0x70>
  40476e:	d1f6      	bne.n	40475e <memchr+0xe>
  404770:	b4f0      	push	{r4, r5, r6, r7}
  404772:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404776:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40477a:	f022 0407 	bic.w	r4, r2, #7
  40477e:	f07f 0700 	mvns.w	r7, #0
  404782:	2300      	movs	r3, #0
  404784:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404788:	3c08      	subs	r4, #8
  40478a:	ea85 0501 	eor.w	r5, r5, r1
  40478e:	ea86 0601 	eor.w	r6, r6, r1
  404792:	fa85 f547 	uadd8	r5, r5, r7
  404796:	faa3 f587 	sel	r5, r3, r7
  40479a:	fa86 f647 	uadd8	r6, r6, r7
  40479e:	faa5 f687 	sel	r6, r5, r7
  4047a2:	b98e      	cbnz	r6, 4047c8 <memchr+0x78>
  4047a4:	d1ee      	bne.n	404784 <memchr+0x34>
  4047a6:	bcf0      	pop	{r4, r5, r6, r7}
  4047a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4047ac:	f002 0207 	and.w	r2, r2, #7
  4047b0:	b132      	cbz	r2, 4047c0 <memchr+0x70>
  4047b2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4047b6:	3a01      	subs	r2, #1
  4047b8:	ea83 0301 	eor.w	r3, r3, r1
  4047bc:	b113      	cbz	r3, 4047c4 <memchr+0x74>
  4047be:	d1f8      	bne.n	4047b2 <memchr+0x62>
  4047c0:	2000      	movs	r0, #0
  4047c2:	4770      	bx	lr
  4047c4:	3801      	subs	r0, #1
  4047c6:	4770      	bx	lr
  4047c8:	2d00      	cmp	r5, #0
  4047ca:	bf06      	itte	eq
  4047cc:	4635      	moveq	r5, r6
  4047ce:	3803      	subeq	r0, #3
  4047d0:	3807      	subne	r0, #7
  4047d2:	f015 0f01 	tst.w	r5, #1
  4047d6:	d107      	bne.n	4047e8 <memchr+0x98>
  4047d8:	3001      	adds	r0, #1
  4047da:	f415 7f80 	tst.w	r5, #256	; 0x100
  4047de:	bf02      	ittt	eq
  4047e0:	3001      	addeq	r0, #1
  4047e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4047e6:	3001      	addeq	r0, #1
  4047e8:	bcf0      	pop	{r4, r5, r6, r7}
  4047ea:	3801      	subs	r0, #1
  4047ec:	4770      	bx	lr
  4047ee:	bf00      	nop

004047f0 <memcpy>:
  4047f0:	4684      	mov	ip, r0
  4047f2:	ea41 0300 	orr.w	r3, r1, r0
  4047f6:	f013 0303 	ands.w	r3, r3, #3
  4047fa:	d16d      	bne.n	4048d8 <memcpy+0xe8>
  4047fc:	3a40      	subs	r2, #64	; 0x40
  4047fe:	d341      	bcc.n	404884 <memcpy+0x94>
  404800:	f851 3b04 	ldr.w	r3, [r1], #4
  404804:	f840 3b04 	str.w	r3, [r0], #4
  404808:	f851 3b04 	ldr.w	r3, [r1], #4
  40480c:	f840 3b04 	str.w	r3, [r0], #4
  404810:	f851 3b04 	ldr.w	r3, [r1], #4
  404814:	f840 3b04 	str.w	r3, [r0], #4
  404818:	f851 3b04 	ldr.w	r3, [r1], #4
  40481c:	f840 3b04 	str.w	r3, [r0], #4
  404820:	f851 3b04 	ldr.w	r3, [r1], #4
  404824:	f840 3b04 	str.w	r3, [r0], #4
  404828:	f851 3b04 	ldr.w	r3, [r1], #4
  40482c:	f840 3b04 	str.w	r3, [r0], #4
  404830:	f851 3b04 	ldr.w	r3, [r1], #4
  404834:	f840 3b04 	str.w	r3, [r0], #4
  404838:	f851 3b04 	ldr.w	r3, [r1], #4
  40483c:	f840 3b04 	str.w	r3, [r0], #4
  404840:	f851 3b04 	ldr.w	r3, [r1], #4
  404844:	f840 3b04 	str.w	r3, [r0], #4
  404848:	f851 3b04 	ldr.w	r3, [r1], #4
  40484c:	f840 3b04 	str.w	r3, [r0], #4
  404850:	f851 3b04 	ldr.w	r3, [r1], #4
  404854:	f840 3b04 	str.w	r3, [r0], #4
  404858:	f851 3b04 	ldr.w	r3, [r1], #4
  40485c:	f840 3b04 	str.w	r3, [r0], #4
  404860:	f851 3b04 	ldr.w	r3, [r1], #4
  404864:	f840 3b04 	str.w	r3, [r0], #4
  404868:	f851 3b04 	ldr.w	r3, [r1], #4
  40486c:	f840 3b04 	str.w	r3, [r0], #4
  404870:	f851 3b04 	ldr.w	r3, [r1], #4
  404874:	f840 3b04 	str.w	r3, [r0], #4
  404878:	f851 3b04 	ldr.w	r3, [r1], #4
  40487c:	f840 3b04 	str.w	r3, [r0], #4
  404880:	3a40      	subs	r2, #64	; 0x40
  404882:	d2bd      	bcs.n	404800 <memcpy+0x10>
  404884:	3230      	adds	r2, #48	; 0x30
  404886:	d311      	bcc.n	4048ac <memcpy+0xbc>
  404888:	f851 3b04 	ldr.w	r3, [r1], #4
  40488c:	f840 3b04 	str.w	r3, [r0], #4
  404890:	f851 3b04 	ldr.w	r3, [r1], #4
  404894:	f840 3b04 	str.w	r3, [r0], #4
  404898:	f851 3b04 	ldr.w	r3, [r1], #4
  40489c:	f840 3b04 	str.w	r3, [r0], #4
  4048a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048a4:	f840 3b04 	str.w	r3, [r0], #4
  4048a8:	3a10      	subs	r2, #16
  4048aa:	d2ed      	bcs.n	404888 <memcpy+0x98>
  4048ac:	320c      	adds	r2, #12
  4048ae:	d305      	bcc.n	4048bc <memcpy+0xcc>
  4048b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048b4:	f840 3b04 	str.w	r3, [r0], #4
  4048b8:	3a04      	subs	r2, #4
  4048ba:	d2f9      	bcs.n	4048b0 <memcpy+0xc0>
  4048bc:	3204      	adds	r2, #4
  4048be:	d008      	beq.n	4048d2 <memcpy+0xe2>
  4048c0:	07d2      	lsls	r2, r2, #31
  4048c2:	bf1c      	itt	ne
  4048c4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4048c8:	f800 3b01 	strbne.w	r3, [r0], #1
  4048cc:	d301      	bcc.n	4048d2 <memcpy+0xe2>
  4048ce:	880b      	ldrh	r3, [r1, #0]
  4048d0:	8003      	strh	r3, [r0, #0]
  4048d2:	4660      	mov	r0, ip
  4048d4:	4770      	bx	lr
  4048d6:	bf00      	nop
  4048d8:	2a08      	cmp	r2, #8
  4048da:	d313      	bcc.n	404904 <memcpy+0x114>
  4048dc:	078b      	lsls	r3, r1, #30
  4048de:	d08d      	beq.n	4047fc <memcpy+0xc>
  4048e0:	f010 0303 	ands.w	r3, r0, #3
  4048e4:	d08a      	beq.n	4047fc <memcpy+0xc>
  4048e6:	f1c3 0304 	rsb	r3, r3, #4
  4048ea:	1ad2      	subs	r2, r2, r3
  4048ec:	07db      	lsls	r3, r3, #31
  4048ee:	bf1c      	itt	ne
  4048f0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4048f4:	f800 3b01 	strbne.w	r3, [r0], #1
  4048f8:	d380      	bcc.n	4047fc <memcpy+0xc>
  4048fa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4048fe:	f820 3b02 	strh.w	r3, [r0], #2
  404902:	e77b      	b.n	4047fc <memcpy+0xc>
  404904:	3a04      	subs	r2, #4
  404906:	d3d9      	bcc.n	4048bc <memcpy+0xcc>
  404908:	3a01      	subs	r2, #1
  40490a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40490e:	f800 3b01 	strb.w	r3, [r0], #1
  404912:	d2f9      	bcs.n	404908 <memcpy+0x118>
  404914:	780b      	ldrb	r3, [r1, #0]
  404916:	7003      	strb	r3, [r0, #0]
  404918:	784b      	ldrb	r3, [r1, #1]
  40491a:	7043      	strb	r3, [r0, #1]
  40491c:	788b      	ldrb	r3, [r1, #2]
  40491e:	7083      	strb	r3, [r0, #2]
  404920:	4660      	mov	r0, ip
  404922:	4770      	bx	lr

00404924 <__malloc_lock>:
  404924:	4801      	ldr	r0, [pc, #4]	; (40492c <__malloc_lock+0x8>)
  404926:	f7ff bc59 	b.w	4041dc <__retarget_lock_acquire_recursive>
  40492a:	bf00      	nop
  40492c:	20400cc0 	.word	0x20400cc0

00404930 <__malloc_unlock>:
  404930:	4801      	ldr	r0, [pc, #4]	; (404938 <__malloc_unlock+0x8>)
  404932:	f7ff bc55 	b.w	4041e0 <__retarget_lock_release_recursive>
  404936:	bf00      	nop
  404938:	20400cc0 	.word	0x20400cc0

0040493c <_Balloc>:
  40493c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40493e:	b570      	push	{r4, r5, r6, lr}
  404940:	4605      	mov	r5, r0
  404942:	460c      	mov	r4, r1
  404944:	b14b      	cbz	r3, 40495a <_Balloc+0x1e>
  404946:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40494a:	b180      	cbz	r0, 40496e <_Balloc+0x32>
  40494c:	6802      	ldr	r2, [r0, #0]
  40494e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404952:	2300      	movs	r3, #0
  404954:	6103      	str	r3, [r0, #16]
  404956:	60c3      	str	r3, [r0, #12]
  404958:	bd70      	pop	{r4, r5, r6, pc}
  40495a:	2221      	movs	r2, #33	; 0x21
  40495c:	2104      	movs	r1, #4
  40495e:	f000 fc5d 	bl	40521c <_calloc_r>
  404962:	64e8      	str	r0, [r5, #76]	; 0x4c
  404964:	4603      	mov	r3, r0
  404966:	2800      	cmp	r0, #0
  404968:	d1ed      	bne.n	404946 <_Balloc+0xa>
  40496a:	2000      	movs	r0, #0
  40496c:	bd70      	pop	{r4, r5, r6, pc}
  40496e:	2101      	movs	r1, #1
  404970:	fa01 f604 	lsl.w	r6, r1, r4
  404974:	1d72      	adds	r2, r6, #5
  404976:	4628      	mov	r0, r5
  404978:	0092      	lsls	r2, r2, #2
  40497a:	f000 fc4f 	bl	40521c <_calloc_r>
  40497e:	2800      	cmp	r0, #0
  404980:	d0f3      	beq.n	40496a <_Balloc+0x2e>
  404982:	6044      	str	r4, [r0, #4]
  404984:	6086      	str	r6, [r0, #8]
  404986:	e7e4      	b.n	404952 <_Balloc+0x16>

00404988 <_Bfree>:
  404988:	b131      	cbz	r1, 404998 <_Bfree+0x10>
  40498a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40498c:	684a      	ldr	r2, [r1, #4]
  40498e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404992:	6008      	str	r0, [r1, #0]
  404994:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404998:	4770      	bx	lr
  40499a:	bf00      	nop

0040499c <__multadd>:
  40499c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40499e:	690c      	ldr	r4, [r1, #16]
  4049a0:	b083      	sub	sp, #12
  4049a2:	460d      	mov	r5, r1
  4049a4:	4606      	mov	r6, r0
  4049a6:	f101 0e14 	add.w	lr, r1, #20
  4049aa:	2700      	movs	r7, #0
  4049ac:	f8de 0000 	ldr.w	r0, [lr]
  4049b0:	b281      	uxth	r1, r0
  4049b2:	fb02 3301 	mla	r3, r2, r1, r3
  4049b6:	0c01      	lsrs	r1, r0, #16
  4049b8:	0c18      	lsrs	r0, r3, #16
  4049ba:	fb02 0101 	mla	r1, r2, r1, r0
  4049be:	b29b      	uxth	r3, r3
  4049c0:	3701      	adds	r7, #1
  4049c2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4049c6:	42bc      	cmp	r4, r7
  4049c8:	f84e 3b04 	str.w	r3, [lr], #4
  4049cc:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4049d0:	dcec      	bgt.n	4049ac <__multadd+0x10>
  4049d2:	b13b      	cbz	r3, 4049e4 <__multadd+0x48>
  4049d4:	68aa      	ldr	r2, [r5, #8]
  4049d6:	4294      	cmp	r4, r2
  4049d8:	da07      	bge.n	4049ea <__multadd+0x4e>
  4049da:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4049de:	3401      	adds	r4, #1
  4049e0:	6153      	str	r3, [r2, #20]
  4049e2:	612c      	str	r4, [r5, #16]
  4049e4:	4628      	mov	r0, r5
  4049e6:	b003      	add	sp, #12
  4049e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4049ea:	6869      	ldr	r1, [r5, #4]
  4049ec:	9301      	str	r3, [sp, #4]
  4049ee:	3101      	adds	r1, #1
  4049f0:	4630      	mov	r0, r6
  4049f2:	f7ff ffa3 	bl	40493c <_Balloc>
  4049f6:	692a      	ldr	r2, [r5, #16]
  4049f8:	3202      	adds	r2, #2
  4049fa:	f105 010c 	add.w	r1, r5, #12
  4049fe:	4607      	mov	r7, r0
  404a00:	0092      	lsls	r2, r2, #2
  404a02:	300c      	adds	r0, #12
  404a04:	f7ff fef4 	bl	4047f0 <memcpy>
  404a08:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404a0a:	6869      	ldr	r1, [r5, #4]
  404a0c:	9b01      	ldr	r3, [sp, #4]
  404a0e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404a12:	6028      	str	r0, [r5, #0]
  404a14:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404a18:	463d      	mov	r5, r7
  404a1a:	e7de      	b.n	4049da <__multadd+0x3e>

00404a1c <__hi0bits>:
  404a1c:	0c02      	lsrs	r2, r0, #16
  404a1e:	0412      	lsls	r2, r2, #16
  404a20:	4603      	mov	r3, r0
  404a22:	b9b2      	cbnz	r2, 404a52 <__hi0bits+0x36>
  404a24:	0403      	lsls	r3, r0, #16
  404a26:	2010      	movs	r0, #16
  404a28:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404a2c:	bf04      	itt	eq
  404a2e:	021b      	lsleq	r3, r3, #8
  404a30:	3008      	addeq	r0, #8
  404a32:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404a36:	bf04      	itt	eq
  404a38:	011b      	lsleq	r3, r3, #4
  404a3a:	3004      	addeq	r0, #4
  404a3c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404a40:	bf04      	itt	eq
  404a42:	009b      	lsleq	r3, r3, #2
  404a44:	3002      	addeq	r0, #2
  404a46:	2b00      	cmp	r3, #0
  404a48:	db02      	blt.n	404a50 <__hi0bits+0x34>
  404a4a:	005b      	lsls	r3, r3, #1
  404a4c:	d403      	bmi.n	404a56 <__hi0bits+0x3a>
  404a4e:	2020      	movs	r0, #32
  404a50:	4770      	bx	lr
  404a52:	2000      	movs	r0, #0
  404a54:	e7e8      	b.n	404a28 <__hi0bits+0xc>
  404a56:	3001      	adds	r0, #1
  404a58:	4770      	bx	lr
  404a5a:	bf00      	nop

00404a5c <__lo0bits>:
  404a5c:	6803      	ldr	r3, [r0, #0]
  404a5e:	f013 0207 	ands.w	r2, r3, #7
  404a62:	4601      	mov	r1, r0
  404a64:	d007      	beq.n	404a76 <__lo0bits+0x1a>
  404a66:	07da      	lsls	r2, r3, #31
  404a68:	d421      	bmi.n	404aae <__lo0bits+0x52>
  404a6a:	0798      	lsls	r0, r3, #30
  404a6c:	d421      	bmi.n	404ab2 <__lo0bits+0x56>
  404a6e:	089b      	lsrs	r3, r3, #2
  404a70:	600b      	str	r3, [r1, #0]
  404a72:	2002      	movs	r0, #2
  404a74:	4770      	bx	lr
  404a76:	b298      	uxth	r0, r3
  404a78:	b198      	cbz	r0, 404aa2 <__lo0bits+0x46>
  404a7a:	4610      	mov	r0, r2
  404a7c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404a80:	bf04      	itt	eq
  404a82:	0a1b      	lsreq	r3, r3, #8
  404a84:	3008      	addeq	r0, #8
  404a86:	071a      	lsls	r2, r3, #28
  404a88:	bf04      	itt	eq
  404a8a:	091b      	lsreq	r3, r3, #4
  404a8c:	3004      	addeq	r0, #4
  404a8e:	079a      	lsls	r2, r3, #30
  404a90:	bf04      	itt	eq
  404a92:	089b      	lsreq	r3, r3, #2
  404a94:	3002      	addeq	r0, #2
  404a96:	07da      	lsls	r2, r3, #31
  404a98:	d407      	bmi.n	404aaa <__lo0bits+0x4e>
  404a9a:	085b      	lsrs	r3, r3, #1
  404a9c:	d104      	bne.n	404aa8 <__lo0bits+0x4c>
  404a9e:	2020      	movs	r0, #32
  404aa0:	4770      	bx	lr
  404aa2:	0c1b      	lsrs	r3, r3, #16
  404aa4:	2010      	movs	r0, #16
  404aa6:	e7e9      	b.n	404a7c <__lo0bits+0x20>
  404aa8:	3001      	adds	r0, #1
  404aaa:	600b      	str	r3, [r1, #0]
  404aac:	4770      	bx	lr
  404aae:	2000      	movs	r0, #0
  404ab0:	4770      	bx	lr
  404ab2:	085b      	lsrs	r3, r3, #1
  404ab4:	600b      	str	r3, [r1, #0]
  404ab6:	2001      	movs	r0, #1
  404ab8:	4770      	bx	lr
  404aba:	bf00      	nop

00404abc <__i2b>:
  404abc:	b510      	push	{r4, lr}
  404abe:	460c      	mov	r4, r1
  404ac0:	2101      	movs	r1, #1
  404ac2:	f7ff ff3b 	bl	40493c <_Balloc>
  404ac6:	2201      	movs	r2, #1
  404ac8:	6144      	str	r4, [r0, #20]
  404aca:	6102      	str	r2, [r0, #16]
  404acc:	bd10      	pop	{r4, pc}
  404ace:	bf00      	nop

00404ad0 <__multiply>:
  404ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ad4:	690c      	ldr	r4, [r1, #16]
  404ad6:	6915      	ldr	r5, [r2, #16]
  404ad8:	42ac      	cmp	r4, r5
  404ada:	b083      	sub	sp, #12
  404adc:	468b      	mov	fp, r1
  404ade:	4616      	mov	r6, r2
  404ae0:	da04      	bge.n	404aec <__multiply+0x1c>
  404ae2:	4622      	mov	r2, r4
  404ae4:	46b3      	mov	fp, r6
  404ae6:	462c      	mov	r4, r5
  404ae8:	460e      	mov	r6, r1
  404aea:	4615      	mov	r5, r2
  404aec:	f8db 3008 	ldr.w	r3, [fp, #8]
  404af0:	f8db 1004 	ldr.w	r1, [fp, #4]
  404af4:	eb04 0805 	add.w	r8, r4, r5
  404af8:	4598      	cmp	r8, r3
  404afa:	bfc8      	it	gt
  404afc:	3101      	addgt	r1, #1
  404afe:	f7ff ff1d 	bl	40493c <_Balloc>
  404b02:	f100 0914 	add.w	r9, r0, #20
  404b06:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404b0a:	45d1      	cmp	r9, sl
  404b0c:	9000      	str	r0, [sp, #0]
  404b0e:	d205      	bcs.n	404b1c <__multiply+0x4c>
  404b10:	464b      	mov	r3, r9
  404b12:	2100      	movs	r1, #0
  404b14:	f843 1b04 	str.w	r1, [r3], #4
  404b18:	459a      	cmp	sl, r3
  404b1a:	d8fb      	bhi.n	404b14 <__multiply+0x44>
  404b1c:	f106 0c14 	add.w	ip, r6, #20
  404b20:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404b24:	f10b 0b14 	add.w	fp, fp, #20
  404b28:	459c      	cmp	ip, r3
  404b2a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404b2e:	d24c      	bcs.n	404bca <__multiply+0xfa>
  404b30:	f8cd a004 	str.w	sl, [sp, #4]
  404b34:	469a      	mov	sl, r3
  404b36:	f8dc 5000 	ldr.w	r5, [ip]
  404b3a:	b2af      	uxth	r7, r5
  404b3c:	b1ef      	cbz	r7, 404b7a <__multiply+0xaa>
  404b3e:	2100      	movs	r1, #0
  404b40:	464d      	mov	r5, r9
  404b42:	465e      	mov	r6, fp
  404b44:	460c      	mov	r4, r1
  404b46:	f856 2b04 	ldr.w	r2, [r6], #4
  404b4a:	6828      	ldr	r0, [r5, #0]
  404b4c:	b293      	uxth	r3, r2
  404b4e:	b281      	uxth	r1, r0
  404b50:	fb07 1303 	mla	r3, r7, r3, r1
  404b54:	0c12      	lsrs	r2, r2, #16
  404b56:	0c01      	lsrs	r1, r0, #16
  404b58:	4423      	add	r3, r4
  404b5a:	fb07 1102 	mla	r1, r7, r2, r1
  404b5e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404b62:	b29b      	uxth	r3, r3
  404b64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404b68:	45b6      	cmp	lr, r6
  404b6a:	f845 3b04 	str.w	r3, [r5], #4
  404b6e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404b72:	d8e8      	bhi.n	404b46 <__multiply+0x76>
  404b74:	602c      	str	r4, [r5, #0]
  404b76:	f8dc 5000 	ldr.w	r5, [ip]
  404b7a:	0c2d      	lsrs	r5, r5, #16
  404b7c:	d01d      	beq.n	404bba <__multiply+0xea>
  404b7e:	f8d9 3000 	ldr.w	r3, [r9]
  404b82:	4648      	mov	r0, r9
  404b84:	461c      	mov	r4, r3
  404b86:	4659      	mov	r1, fp
  404b88:	2200      	movs	r2, #0
  404b8a:	880e      	ldrh	r6, [r1, #0]
  404b8c:	0c24      	lsrs	r4, r4, #16
  404b8e:	fb05 4406 	mla	r4, r5, r6, r4
  404b92:	4422      	add	r2, r4
  404b94:	b29b      	uxth	r3, r3
  404b96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404b9a:	f840 3b04 	str.w	r3, [r0], #4
  404b9e:	f851 3b04 	ldr.w	r3, [r1], #4
  404ba2:	6804      	ldr	r4, [r0, #0]
  404ba4:	0c1b      	lsrs	r3, r3, #16
  404ba6:	b2a6      	uxth	r6, r4
  404ba8:	fb05 6303 	mla	r3, r5, r3, r6
  404bac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404bb0:	458e      	cmp	lr, r1
  404bb2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404bb6:	d8e8      	bhi.n	404b8a <__multiply+0xba>
  404bb8:	6003      	str	r3, [r0, #0]
  404bba:	f10c 0c04 	add.w	ip, ip, #4
  404bbe:	45e2      	cmp	sl, ip
  404bc0:	f109 0904 	add.w	r9, r9, #4
  404bc4:	d8b7      	bhi.n	404b36 <__multiply+0x66>
  404bc6:	f8dd a004 	ldr.w	sl, [sp, #4]
  404bca:	f1b8 0f00 	cmp.w	r8, #0
  404bce:	dd0b      	ble.n	404be8 <__multiply+0x118>
  404bd0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404bd4:	f1aa 0a04 	sub.w	sl, sl, #4
  404bd8:	b11b      	cbz	r3, 404be2 <__multiply+0x112>
  404bda:	e005      	b.n	404be8 <__multiply+0x118>
  404bdc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404be0:	b913      	cbnz	r3, 404be8 <__multiply+0x118>
  404be2:	f1b8 0801 	subs.w	r8, r8, #1
  404be6:	d1f9      	bne.n	404bdc <__multiply+0x10c>
  404be8:	9800      	ldr	r0, [sp, #0]
  404bea:	f8c0 8010 	str.w	r8, [r0, #16]
  404bee:	b003      	add	sp, #12
  404bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404bf4 <__pow5mult>:
  404bf4:	f012 0303 	ands.w	r3, r2, #3
  404bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404bfc:	4614      	mov	r4, r2
  404bfe:	4607      	mov	r7, r0
  404c00:	d12e      	bne.n	404c60 <__pow5mult+0x6c>
  404c02:	460d      	mov	r5, r1
  404c04:	10a4      	asrs	r4, r4, #2
  404c06:	d01c      	beq.n	404c42 <__pow5mult+0x4e>
  404c08:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404c0a:	b396      	cbz	r6, 404c72 <__pow5mult+0x7e>
  404c0c:	07e3      	lsls	r3, r4, #31
  404c0e:	f04f 0800 	mov.w	r8, #0
  404c12:	d406      	bmi.n	404c22 <__pow5mult+0x2e>
  404c14:	1064      	asrs	r4, r4, #1
  404c16:	d014      	beq.n	404c42 <__pow5mult+0x4e>
  404c18:	6830      	ldr	r0, [r6, #0]
  404c1a:	b1a8      	cbz	r0, 404c48 <__pow5mult+0x54>
  404c1c:	4606      	mov	r6, r0
  404c1e:	07e3      	lsls	r3, r4, #31
  404c20:	d5f8      	bpl.n	404c14 <__pow5mult+0x20>
  404c22:	4632      	mov	r2, r6
  404c24:	4629      	mov	r1, r5
  404c26:	4638      	mov	r0, r7
  404c28:	f7ff ff52 	bl	404ad0 <__multiply>
  404c2c:	b1b5      	cbz	r5, 404c5c <__pow5mult+0x68>
  404c2e:	686a      	ldr	r2, [r5, #4]
  404c30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404c32:	1064      	asrs	r4, r4, #1
  404c34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404c38:	6029      	str	r1, [r5, #0]
  404c3a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404c3e:	4605      	mov	r5, r0
  404c40:	d1ea      	bne.n	404c18 <__pow5mult+0x24>
  404c42:	4628      	mov	r0, r5
  404c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404c48:	4632      	mov	r2, r6
  404c4a:	4631      	mov	r1, r6
  404c4c:	4638      	mov	r0, r7
  404c4e:	f7ff ff3f 	bl	404ad0 <__multiply>
  404c52:	6030      	str	r0, [r6, #0]
  404c54:	f8c0 8000 	str.w	r8, [r0]
  404c58:	4606      	mov	r6, r0
  404c5a:	e7e0      	b.n	404c1e <__pow5mult+0x2a>
  404c5c:	4605      	mov	r5, r0
  404c5e:	e7d9      	b.n	404c14 <__pow5mult+0x20>
  404c60:	1e5a      	subs	r2, r3, #1
  404c62:	4d0b      	ldr	r5, [pc, #44]	; (404c90 <__pow5mult+0x9c>)
  404c64:	2300      	movs	r3, #0
  404c66:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404c6a:	f7ff fe97 	bl	40499c <__multadd>
  404c6e:	4605      	mov	r5, r0
  404c70:	e7c8      	b.n	404c04 <__pow5mult+0x10>
  404c72:	2101      	movs	r1, #1
  404c74:	4638      	mov	r0, r7
  404c76:	f7ff fe61 	bl	40493c <_Balloc>
  404c7a:	f240 2171 	movw	r1, #625	; 0x271
  404c7e:	2201      	movs	r2, #1
  404c80:	2300      	movs	r3, #0
  404c82:	6141      	str	r1, [r0, #20]
  404c84:	6102      	str	r2, [r0, #16]
  404c86:	4606      	mov	r6, r0
  404c88:	64b8      	str	r0, [r7, #72]	; 0x48
  404c8a:	6003      	str	r3, [r0, #0]
  404c8c:	e7be      	b.n	404c0c <__pow5mult+0x18>
  404c8e:	bf00      	nop
  404c90:	00406e20 	.word	0x00406e20

00404c94 <__lshift>:
  404c94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404c98:	4691      	mov	r9, r2
  404c9a:	690a      	ldr	r2, [r1, #16]
  404c9c:	688b      	ldr	r3, [r1, #8]
  404c9e:	ea4f 1469 	mov.w	r4, r9, asr #5
  404ca2:	eb04 0802 	add.w	r8, r4, r2
  404ca6:	f108 0501 	add.w	r5, r8, #1
  404caa:	429d      	cmp	r5, r3
  404cac:	460e      	mov	r6, r1
  404cae:	4607      	mov	r7, r0
  404cb0:	6849      	ldr	r1, [r1, #4]
  404cb2:	dd04      	ble.n	404cbe <__lshift+0x2a>
  404cb4:	005b      	lsls	r3, r3, #1
  404cb6:	429d      	cmp	r5, r3
  404cb8:	f101 0101 	add.w	r1, r1, #1
  404cbc:	dcfa      	bgt.n	404cb4 <__lshift+0x20>
  404cbe:	4638      	mov	r0, r7
  404cc0:	f7ff fe3c 	bl	40493c <_Balloc>
  404cc4:	2c00      	cmp	r4, #0
  404cc6:	f100 0314 	add.w	r3, r0, #20
  404cca:	dd06      	ble.n	404cda <__lshift+0x46>
  404ccc:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404cd0:	2100      	movs	r1, #0
  404cd2:	f843 1b04 	str.w	r1, [r3], #4
  404cd6:	429a      	cmp	r2, r3
  404cd8:	d1fb      	bne.n	404cd2 <__lshift+0x3e>
  404cda:	6934      	ldr	r4, [r6, #16]
  404cdc:	f106 0114 	add.w	r1, r6, #20
  404ce0:	f019 091f 	ands.w	r9, r9, #31
  404ce4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404ce8:	d01d      	beq.n	404d26 <__lshift+0x92>
  404cea:	f1c9 0c20 	rsb	ip, r9, #32
  404cee:	2200      	movs	r2, #0
  404cf0:	680c      	ldr	r4, [r1, #0]
  404cf2:	fa04 f409 	lsl.w	r4, r4, r9
  404cf6:	4314      	orrs	r4, r2
  404cf8:	f843 4b04 	str.w	r4, [r3], #4
  404cfc:	f851 2b04 	ldr.w	r2, [r1], #4
  404d00:	458e      	cmp	lr, r1
  404d02:	fa22 f20c 	lsr.w	r2, r2, ip
  404d06:	d8f3      	bhi.n	404cf0 <__lshift+0x5c>
  404d08:	601a      	str	r2, [r3, #0]
  404d0a:	b10a      	cbz	r2, 404d10 <__lshift+0x7c>
  404d0c:	f108 0502 	add.w	r5, r8, #2
  404d10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404d12:	6872      	ldr	r2, [r6, #4]
  404d14:	3d01      	subs	r5, #1
  404d16:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404d1a:	6105      	str	r5, [r0, #16]
  404d1c:	6031      	str	r1, [r6, #0]
  404d1e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404d26:	3b04      	subs	r3, #4
  404d28:	f851 2b04 	ldr.w	r2, [r1], #4
  404d2c:	f843 2f04 	str.w	r2, [r3, #4]!
  404d30:	458e      	cmp	lr, r1
  404d32:	d8f9      	bhi.n	404d28 <__lshift+0x94>
  404d34:	e7ec      	b.n	404d10 <__lshift+0x7c>
  404d36:	bf00      	nop

00404d38 <__mcmp>:
  404d38:	b430      	push	{r4, r5}
  404d3a:	690b      	ldr	r3, [r1, #16]
  404d3c:	4605      	mov	r5, r0
  404d3e:	6900      	ldr	r0, [r0, #16]
  404d40:	1ac0      	subs	r0, r0, r3
  404d42:	d10f      	bne.n	404d64 <__mcmp+0x2c>
  404d44:	009b      	lsls	r3, r3, #2
  404d46:	3514      	adds	r5, #20
  404d48:	3114      	adds	r1, #20
  404d4a:	4419      	add	r1, r3
  404d4c:	442b      	add	r3, r5
  404d4e:	e001      	b.n	404d54 <__mcmp+0x1c>
  404d50:	429d      	cmp	r5, r3
  404d52:	d207      	bcs.n	404d64 <__mcmp+0x2c>
  404d54:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404d58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404d5c:	4294      	cmp	r4, r2
  404d5e:	d0f7      	beq.n	404d50 <__mcmp+0x18>
  404d60:	d302      	bcc.n	404d68 <__mcmp+0x30>
  404d62:	2001      	movs	r0, #1
  404d64:	bc30      	pop	{r4, r5}
  404d66:	4770      	bx	lr
  404d68:	f04f 30ff 	mov.w	r0, #4294967295
  404d6c:	e7fa      	b.n	404d64 <__mcmp+0x2c>
  404d6e:	bf00      	nop

00404d70 <__mdiff>:
  404d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d74:	690f      	ldr	r7, [r1, #16]
  404d76:	460e      	mov	r6, r1
  404d78:	6911      	ldr	r1, [r2, #16]
  404d7a:	1a7f      	subs	r7, r7, r1
  404d7c:	2f00      	cmp	r7, #0
  404d7e:	4690      	mov	r8, r2
  404d80:	d117      	bne.n	404db2 <__mdiff+0x42>
  404d82:	0089      	lsls	r1, r1, #2
  404d84:	f106 0514 	add.w	r5, r6, #20
  404d88:	f102 0e14 	add.w	lr, r2, #20
  404d8c:	186b      	adds	r3, r5, r1
  404d8e:	4471      	add	r1, lr
  404d90:	e001      	b.n	404d96 <__mdiff+0x26>
  404d92:	429d      	cmp	r5, r3
  404d94:	d25c      	bcs.n	404e50 <__mdiff+0xe0>
  404d96:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404d9a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404d9e:	42a2      	cmp	r2, r4
  404da0:	d0f7      	beq.n	404d92 <__mdiff+0x22>
  404da2:	d25e      	bcs.n	404e62 <__mdiff+0xf2>
  404da4:	4633      	mov	r3, r6
  404da6:	462c      	mov	r4, r5
  404da8:	4646      	mov	r6, r8
  404daa:	4675      	mov	r5, lr
  404dac:	4698      	mov	r8, r3
  404dae:	2701      	movs	r7, #1
  404db0:	e005      	b.n	404dbe <__mdiff+0x4e>
  404db2:	db58      	blt.n	404e66 <__mdiff+0xf6>
  404db4:	f106 0514 	add.w	r5, r6, #20
  404db8:	f108 0414 	add.w	r4, r8, #20
  404dbc:	2700      	movs	r7, #0
  404dbe:	6871      	ldr	r1, [r6, #4]
  404dc0:	f7ff fdbc 	bl	40493c <_Balloc>
  404dc4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404dc8:	6936      	ldr	r6, [r6, #16]
  404dca:	60c7      	str	r7, [r0, #12]
  404dcc:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404dd0:	46a6      	mov	lr, r4
  404dd2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404dd6:	f100 0414 	add.w	r4, r0, #20
  404dda:	2300      	movs	r3, #0
  404ddc:	f85e 1b04 	ldr.w	r1, [lr], #4
  404de0:	f855 8b04 	ldr.w	r8, [r5], #4
  404de4:	b28a      	uxth	r2, r1
  404de6:	fa13 f388 	uxtah	r3, r3, r8
  404dea:	0c09      	lsrs	r1, r1, #16
  404dec:	1a9a      	subs	r2, r3, r2
  404dee:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404df2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404df6:	b292      	uxth	r2, r2
  404df8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404dfc:	45f4      	cmp	ip, lr
  404dfe:	f844 2b04 	str.w	r2, [r4], #4
  404e02:	ea4f 4323 	mov.w	r3, r3, asr #16
  404e06:	d8e9      	bhi.n	404ddc <__mdiff+0x6c>
  404e08:	42af      	cmp	r7, r5
  404e0a:	d917      	bls.n	404e3c <__mdiff+0xcc>
  404e0c:	46a4      	mov	ip, r4
  404e0e:	46ae      	mov	lr, r5
  404e10:	f85e 2b04 	ldr.w	r2, [lr], #4
  404e14:	fa13 f382 	uxtah	r3, r3, r2
  404e18:	1419      	asrs	r1, r3, #16
  404e1a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404e1e:	b29b      	uxth	r3, r3
  404e20:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404e24:	4577      	cmp	r7, lr
  404e26:	f84c 2b04 	str.w	r2, [ip], #4
  404e2a:	ea4f 4321 	mov.w	r3, r1, asr #16
  404e2e:	d8ef      	bhi.n	404e10 <__mdiff+0xa0>
  404e30:	43ed      	mvns	r5, r5
  404e32:	442f      	add	r7, r5
  404e34:	f027 0703 	bic.w	r7, r7, #3
  404e38:	3704      	adds	r7, #4
  404e3a:	443c      	add	r4, r7
  404e3c:	3c04      	subs	r4, #4
  404e3e:	b922      	cbnz	r2, 404e4a <__mdiff+0xda>
  404e40:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404e44:	3e01      	subs	r6, #1
  404e46:	2b00      	cmp	r3, #0
  404e48:	d0fa      	beq.n	404e40 <__mdiff+0xd0>
  404e4a:	6106      	str	r6, [r0, #16]
  404e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e50:	2100      	movs	r1, #0
  404e52:	f7ff fd73 	bl	40493c <_Balloc>
  404e56:	2201      	movs	r2, #1
  404e58:	2300      	movs	r3, #0
  404e5a:	6102      	str	r2, [r0, #16]
  404e5c:	6143      	str	r3, [r0, #20]
  404e5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e62:	4674      	mov	r4, lr
  404e64:	e7ab      	b.n	404dbe <__mdiff+0x4e>
  404e66:	4633      	mov	r3, r6
  404e68:	f106 0414 	add.w	r4, r6, #20
  404e6c:	f102 0514 	add.w	r5, r2, #20
  404e70:	4616      	mov	r6, r2
  404e72:	2701      	movs	r7, #1
  404e74:	4698      	mov	r8, r3
  404e76:	e7a2      	b.n	404dbe <__mdiff+0x4e>

00404e78 <__d2b>:
  404e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404e7c:	b082      	sub	sp, #8
  404e7e:	2101      	movs	r1, #1
  404e80:	461c      	mov	r4, r3
  404e82:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404e86:	4615      	mov	r5, r2
  404e88:	9e08      	ldr	r6, [sp, #32]
  404e8a:	f7ff fd57 	bl	40493c <_Balloc>
  404e8e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404e92:	4680      	mov	r8, r0
  404e94:	b10f      	cbz	r7, 404e9a <__d2b+0x22>
  404e96:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  404e9a:	9401      	str	r4, [sp, #4]
  404e9c:	b31d      	cbz	r5, 404ee6 <__d2b+0x6e>
  404e9e:	a802      	add	r0, sp, #8
  404ea0:	f840 5d08 	str.w	r5, [r0, #-8]!
  404ea4:	f7ff fdda 	bl	404a5c <__lo0bits>
  404ea8:	2800      	cmp	r0, #0
  404eaa:	d134      	bne.n	404f16 <__d2b+0x9e>
  404eac:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404eb0:	f8c8 2014 	str.w	r2, [r8, #20]
  404eb4:	2b00      	cmp	r3, #0
  404eb6:	bf0c      	ite	eq
  404eb8:	2101      	moveq	r1, #1
  404eba:	2102      	movne	r1, #2
  404ebc:	f8c8 3018 	str.w	r3, [r8, #24]
  404ec0:	f8c8 1010 	str.w	r1, [r8, #16]
  404ec4:	b9df      	cbnz	r7, 404efe <__d2b+0x86>
  404ec6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  404eca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404ece:	6030      	str	r0, [r6, #0]
  404ed0:	6918      	ldr	r0, [r3, #16]
  404ed2:	f7ff fda3 	bl	404a1c <__hi0bits>
  404ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404ed8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  404edc:	6018      	str	r0, [r3, #0]
  404ede:	4640      	mov	r0, r8
  404ee0:	b002      	add	sp, #8
  404ee2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ee6:	a801      	add	r0, sp, #4
  404ee8:	f7ff fdb8 	bl	404a5c <__lo0bits>
  404eec:	9b01      	ldr	r3, [sp, #4]
  404eee:	f8c8 3014 	str.w	r3, [r8, #20]
  404ef2:	2101      	movs	r1, #1
  404ef4:	3020      	adds	r0, #32
  404ef6:	f8c8 1010 	str.w	r1, [r8, #16]
  404efa:	2f00      	cmp	r7, #0
  404efc:	d0e3      	beq.n	404ec6 <__d2b+0x4e>
  404efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f00:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404f04:	4407      	add	r7, r0
  404f06:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404f0a:	6037      	str	r7, [r6, #0]
  404f0c:	6018      	str	r0, [r3, #0]
  404f0e:	4640      	mov	r0, r8
  404f10:	b002      	add	sp, #8
  404f12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f16:	e89d 000a 	ldmia.w	sp, {r1, r3}
  404f1a:	f1c0 0220 	rsb	r2, r0, #32
  404f1e:	fa03 f202 	lsl.w	r2, r3, r2
  404f22:	430a      	orrs	r2, r1
  404f24:	40c3      	lsrs	r3, r0
  404f26:	9301      	str	r3, [sp, #4]
  404f28:	f8c8 2014 	str.w	r2, [r8, #20]
  404f2c:	e7c2      	b.n	404eb4 <__d2b+0x3c>
  404f2e:	bf00      	nop

00404f30 <_sbrk_r>:
  404f30:	b538      	push	{r3, r4, r5, lr}
  404f32:	4c07      	ldr	r4, [pc, #28]	; (404f50 <_sbrk_r+0x20>)
  404f34:	2300      	movs	r3, #0
  404f36:	4605      	mov	r5, r0
  404f38:	4608      	mov	r0, r1
  404f3a:	6023      	str	r3, [r4, #0]
  404f3c:	f7fc faf8 	bl	401530 <_sbrk>
  404f40:	1c43      	adds	r3, r0, #1
  404f42:	d000      	beq.n	404f46 <_sbrk_r+0x16>
  404f44:	bd38      	pop	{r3, r4, r5, pc}
  404f46:	6823      	ldr	r3, [r4, #0]
  404f48:	2b00      	cmp	r3, #0
  404f4a:	d0fb      	beq.n	404f44 <_sbrk_r+0x14>
  404f4c:	602b      	str	r3, [r5, #0]
  404f4e:	bd38      	pop	{r3, r4, r5, pc}
  404f50:	20400cd4 	.word	0x20400cd4
	...

00404f80 <strlen>:
  404f80:	f890 f000 	pld	[r0]
  404f84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404f88:	f020 0107 	bic.w	r1, r0, #7
  404f8c:	f06f 0c00 	mvn.w	ip, #0
  404f90:	f010 0407 	ands.w	r4, r0, #7
  404f94:	f891 f020 	pld	[r1, #32]
  404f98:	f040 8049 	bne.w	40502e <strlen+0xae>
  404f9c:	f04f 0400 	mov.w	r4, #0
  404fa0:	f06f 0007 	mvn.w	r0, #7
  404fa4:	e9d1 2300 	ldrd	r2, r3, [r1]
  404fa8:	f891 f040 	pld	[r1, #64]	; 0x40
  404fac:	f100 0008 	add.w	r0, r0, #8
  404fb0:	fa82 f24c 	uadd8	r2, r2, ip
  404fb4:	faa4 f28c 	sel	r2, r4, ip
  404fb8:	fa83 f34c 	uadd8	r3, r3, ip
  404fbc:	faa2 f38c 	sel	r3, r2, ip
  404fc0:	bb4b      	cbnz	r3, 405016 <strlen+0x96>
  404fc2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404fc6:	fa82 f24c 	uadd8	r2, r2, ip
  404fca:	f100 0008 	add.w	r0, r0, #8
  404fce:	faa4 f28c 	sel	r2, r4, ip
  404fd2:	fa83 f34c 	uadd8	r3, r3, ip
  404fd6:	faa2 f38c 	sel	r3, r2, ip
  404fda:	b9e3      	cbnz	r3, 405016 <strlen+0x96>
  404fdc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404fe0:	fa82 f24c 	uadd8	r2, r2, ip
  404fe4:	f100 0008 	add.w	r0, r0, #8
  404fe8:	faa4 f28c 	sel	r2, r4, ip
  404fec:	fa83 f34c 	uadd8	r3, r3, ip
  404ff0:	faa2 f38c 	sel	r3, r2, ip
  404ff4:	b97b      	cbnz	r3, 405016 <strlen+0x96>
  404ff6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  404ffa:	f101 0120 	add.w	r1, r1, #32
  404ffe:	fa82 f24c 	uadd8	r2, r2, ip
  405002:	f100 0008 	add.w	r0, r0, #8
  405006:	faa4 f28c 	sel	r2, r4, ip
  40500a:	fa83 f34c 	uadd8	r3, r3, ip
  40500e:	faa2 f38c 	sel	r3, r2, ip
  405012:	2b00      	cmp	r3, #0
  405014:	d0c6      	beq.n	404fa4 <strlen+0x24>
  405016:	2a00      	cmp	r2, #0
  405018:	bf04      	itt	eq
  40501a:	3004      	addeq	r0, #4
  40501c:	461a      	moveq	r2, r3
  40501e:	ba12      	rev	r2, r2
  405020:	fab2 f282 	clz	r2, r2
  405024:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405028:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40502c:	4770      	bx	lr
  40502e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405032:	f004 0503 	and.w	r5, r4, #3
  405036:	f1c4 0000 	rsb	r0, r4, #0
  40503a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40503e:	f014 0f04 	tst.w	r4, #4
  405042:	f891 f040 	pld	[r1, #64]	; 0x40
  405046:	fa0c f505 	lsl.w	r5, ip, r5
  40504a:	ea62 0205 	orn	r2, r2, r5
  40504e:	bf1c      	itt	ne
  405050:	ea63 0305 	ornne	r3, r3, r5
  405054:	4662      	movne	r2, ip
  405056:	f04f 0400 	mov.w	r4, #0
  40505a:	e7a9      	b.n	404fb0 <strlen+0x30>

0040505c <__ssprint_r>:
  40505c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405060:	6893      	ldr	r3, [r2, #8]
  405062:	b083      	sub	sp, #12
  405064:	4690      	mov	r8, r2
  405066:	2b00      	cmp	r3, #0
  405068:	d070      	beq.n	40514c <__ssprint_r+0xf0>
  40506a:	4682      	mov	sl, r0
  40506c:	460c      	mov	r4, r1
  40506e:	6817      	ldr	r7, [r2, #0]
  405070:	688d      	ldr	r5, [r1, #8]
  405072:	6808      	ldr	r0, [r1, #0]
  405074:	e042      	b.n	4050fc <__ssprint_r+0xa0>
  405076:	89a3      	ldrh	r3, [r4, #12]
  405078:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40507c:	d02e      	beq.n	4050dc <__ssprint_r+0x80>
  40507e:	6965      	ldr	r5, [r4, #20]
  405080:	6921      	ldr	r1, [r4, #16]
  405082:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405086:	eba0 0b01 	sub.w	fp, r0, r1
  40508a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40508e:	f10b 0001 	add.w	r0, fp, #1
  405092:	106d      	asrs	r5, r5, #1
  405094:	4430      	add	r0, r6
  405096:	42a8      	cmp	r0, r5
  405098:	462a      	mov	r2, r5
  40509a:	bf84      	itt	hi
  40509c:	4605      	movhi	r5, r0
  40509e:	462a      	movhi	r2, r5
  4050a0:	055b      	lsls	r3, r3, #21
  4050a2:	d538      	bpl.n	405116 <__ssprint_r+0xba>
  4050a4:	4611      	mov	r1, r2
  4050a6:	4650      	mov	r0, sl
  4050a8:	f7ff f89c 	bl	4041e4 <_malloc_r>
  4050ac:	2800      	cmp	r0, #0
  4050ae:	d03c      	beq.n	40512a <__ssprint_r+0xce>
  4050b0:	465a      	mov	r2, fp
  4050b2:	6921      	ldr	r1, [r4, #16]
  4050b4:	9001      	str	r0, [sp, #4]
  4050b6:	f7ff fb9b 	bl	4047f0 <memcpy>
  4050ba:	89a2      	ldrh	r2, [r4, #12]
  4050bc:	9b01      	ldr	r3, [sp, #4]
  4050be:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4050c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4050c6:	81a2      	strh	r2, [r4, #12]
  4050c8:	eba5 020b 	sub.w	r2, r5, fp
  4050cc:	eb03 000b 	add.w	r0, r3, fp
  4050d0:	6165      	str	r5, [r4, #20]
  4050d2:	6123      	str	r3, [r4, #16]
  4050d4:	6020      	str	r0, [r4, #0]
  4050d6:	60a2      	str	r2, [r4, #8]
  4050d8:	4635      	mov	r5, r6
  4050da:	46b3      	mov	fp, r6
  4050dc:	465a      	mov	r2, fp
  4050de:	4649      	mov	r1, r9
  4050e0:	f000 fa18 	bl	405514 <memmove>
  4050e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4050e8:	68a2      	ldr	r2, [r4, #8]
  4050ea:	6820      	ldr	r0, [r4, #0]
  4050ec:	1b55      	subs	r5, r2, r5
  4050ee:	4458      	add	r0, fp
  4050f0:	1b9e      	subs	r6, r3, r6
  4050f2:	60a5      	str	r5, [r4, #8]
  4050f4:	6020      	str	r0, [r4, #0]
  4050f6:	f8c8 6008 	str.w	r6, [r8, #8]
  4050fa:	b33e      	cbz	r6, 40514c <__ssprint_r+0xf0>
  4050fc:	687e      	ldr	r6, [r7, #4]
  4050fe:	463b      	mov	r3, r7
  405100:	3708      	adds	r7, #8
  405102:	2e00      	cmp	r6, #0
  405104:	d0fa      	beq.n	4050fc <__ssprint_r+0xa0>
  405106:	42ae      	cmp	r6, r5
  405108:	f8d3 9000 	ldr.w	r9, [r3]
  40510c:	46ab      	mov	fp, r5
  40510e:	d2b2      	bcs.n	405076 <__ssprint_r+0x1a>
  405110:	4635      	mov	r5, r6
  405112:	46b3      	mov	fp, r6
  405114:	e7e2      	b.n	4050dc <__ssprint_r+0x80>
  405116:	4650      	mov	r0, sl
  405118:	f000 fa60 	bl	4055dc <_realloc_r>
  40511c:	4603      	mov	r3, r0
  40511e:	2800      	cmp	r0, #0
  405120:	d1d2      	bne.n	4050c8 <__ssprint_r+0x6c>
  405122:	6921      	ldr	r1, [r4, #16]
  405124:	4650      	mov	r0, sl
  405126:	f000 f8f9 	bl	40531c <_free_r>
  40512a:	230c      	movs	r3, #12
  40512c:	f8ca 3000 	str.w	r3, [sl]
  405130:	89a3      	ldrh	r3, [r4, #12]
  405132:	2200      	movs	r2, #0
  405134:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405138:	f04f 30ff 	mov.w	r0, #4294967295
  40513c:	81a3      	strh	r3, [r4, #12]
  40513e:	f8c8 2008 	str.w	r2, [r8, #8]
  405142:	f8c8 2004 	str.w	r2, [r8, #4]
  405146:	b003      	add	sp, #12
  405148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40514c:	2000      	movs	r0, #0
  40514e:	f8c8 0004 	str.w	r0, [r8, #4]
  405152:	b003      	add	sp, #12
  405154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405158 <__register_exitproc>:
  405158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40515c:	4d2c      	ldr	r5, [pc, #176]	; (405210 <__register_exitproc+0xb8>)
  40515e:	4606      	mov	r6, r0
  405160:	6828      	ldr	r0, [r5, #0]
  405162:	4698      	mov	r8, r3
  405164:	460f      	mov	r7, r1
  405166:	4691      	mov	r9, r2
  405168:	f7ff f838 	bl	4041dc <__retarget_lock_acquire_recursive>
  40516c:	4b29      	ldr	r3, [pc, #164]	; (405214 <__register_exitproc+0xbc>)
  40516e:	681c      	ldr	r4, [r3, #0]
  405170:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405174:	2b00      	cmp	r3, #0
  405176:	d03e      	beq.n	4051f6 <__register_exitproc+0x9e>
  405178:	685a      	ldr	r2, [r3, #4]
  40517a:	2a1f      	cmp	r2, #31
  40517c:	dc1c      	bgt.n	4051b8 <__register_exitproc+0x60>
  40517e:	f102 0e01 	add.w	lr, r2, #1
  405182:	b176      	cbz	r6, 4051a2 <__register_exitproc+0x4a>
  405184:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405188:	2401      	movs	r4, #1
  40518a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40518e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405192:	4094      	lsls	r4, r2
  405194:	4320      	orrs	r0, r4
  405196:	2e02      	cmp	r6, #2
  405198:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40519c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4051a0:	d023      	beq.n	4051ea <__register_exitproc+0x92>
  4051a2:	3202      	adds	r2, #2
  4051a4:	f8c3 e004 	str.w	lr, [r3, #4]
  4051a8:	6828      	ldr	r0, [r5, #0]
  4051aa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4051ae:	f7ff f817 	bl	4041e0 <__retarget_lock_release_recursive>
  4051b2:	2000      	movs	r0, #0
  4051b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4051b8:	4b17      	ldr	r3, [pc, #92]	; (405218 <__register_exitproc+0xc0>)
  4051ba:	b30b      	cbz	r3, 405200 <__register_exitproc+0xa8>
  4051bc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4051c0:	f3af 8000 	nop.w
  4051c4:	4603      	mov	r3, r0
  4051c6:	b1d8      	cbz	r0, 405200 <__register_exitproc+0xa8>
  4051c8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4051cc:	6002      	str	r2, [r0, #0]
  4051ce:	2100      	movs	r1, #0
  4051d0:	6041      	str	r1, [r0, #4]
  4051d2:	460a      	mov	r2, r1
  4051d4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4051d8:	f04f 0e01 	mov.w	lr, #1
  4051dc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4051e0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4051e4:	2e00      	cmp	r6, #0
  4051e6:	d0dc      	beq.n	4051a2 <__register_exitproc+0x4a>
  4051e8:	e7cc      	b.n	405184 <__register_exitproc+0x2c>
  4051ea:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4051ee:	430c      	orrs	r4, r1
  4051f0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4051f4:	e7d5      	b.n	4051a2 <__register_exitproc+0x4a>
  4051f6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4051fa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4051fe:	e7bb      	b.n	405178 <__register_exitproc+0x20>
  405200:	6828      	ldr	r0, [r5, #0]
  405202:	f7fe ffed 	bl	4041e0 <__retarget_lock_release_recursive>
  405206:	f04f 30ff 	mov.w	r0, #4294967295
  40520a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40520e:	bf00      	nop
  405210:	20400450 	.word	0x20400450
  405214:	00406cb4 	.word	0x00406cb4
  405218:	00000000 	.word	0x00000000

0040521c <_calloc_r>:
  40521c:	b510      	push	{r4, lr}
  40521e:	fb02 f101 	mul.w	r1, r2, r1
  405222:	f7fe ffdf 	bl	4041e4 <_malloc_r>
  405226:	4604      	mov	r4, r0
  405228:	b1d8      	cbz	r0, 405262 <_calloc_r+0x46>
  40522a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40522e:	f022 0203 	bic.w	r2, r2, #3
  405232:	3a04      	subs	r2, #4
  405234:	2a24      	cmp	r2, #36	; 0x24
  405236:	d818      	bhi.n	40526a <_calloc_r+0x4e>
  405238:	2a13      	cmp	r2, #19
  40523a:	d914      	bls.n	405266 <_calloc_r+0x4a>
  40523c:	2300      	movs	r3, #0
  40523e:	2a1b      	cmp	r2, #27
  405240:	6003      	str	r3, [r0, #0]
  405242:	6043      	str	r3, [r0, #4]
  405244:	d916      	bls.n	405274 <_calloc_r+0x58>
  405246:	2a24      	cmp	r2, #36	; 0x24
  405248:	6083      	str	r3, [r0, #8]
  40524a:	60c3      	str	r3, [r0, #12]
  40524c:	bf11      	iteee	ne
  40524e:	f100 0210 	addne.w	r2, r0, #16
  405252:	6103      	streq	r3, [r0, #16]
  405254:	6143      	streq	r3, [r0, #20]
  405256:	f100 0218 	addeq.w	r2, r0, #24
  40525a:	2300      	movs	r3, #0
  40525c:	6013      	str	r3, [r2, #0]
  40525e:	6053      	str	r3, [r2, #4]
  405260:	6093      	str	r3, [r2, #8]
  405262:	4620      	mov	r0, r4
  405264:	bd10      	pop	{r4, pc}
  405266:	4602      	mov	r2, r0
  405268:	e7f7      	b.n	40525a <_calloc_r+0x3e>
  40526a:	2100      	movs	r1, #0
  40526c:	f7fc fd1c 	bl	401ca8 <memset>
  405270:	4620      	mov	r0, r4
  405272:	bd10      	pop	{r4, pc}
  405274:	f100 0208 	add.w	r2, r0, #8
  405278:	e7ef      	b.n	40525a <_calloc_r+0x3e>
  40527a:	bf00      	nop

0040527c <_malloc_trim_r>:
  40527c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40527e:	4f24      	ldr	r7, [pc, #144]	; (405310 <_malloc_trim_r+0x94>)
  405280:	460c      	mov	r4, r1
  405282:	4606      	mov	r6, r0
  405284:	f7ff fb4e 	bl	404924 <__malloc_lock>
  405288:	68bb      	ldr	r3, [r7, #8]
  40528a:	685d      	ldr	r5, [r3, #4]
  40528c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405290:	310f      	adds	r1, #15
  405292:	f025 0503 	bic.w	r5, r5, #3
  405296:	4429      	add	r1, r5
  405298:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40529c:	f021 010f 	bic.w	r1, r1, #15
  4052a0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4052a4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4052a8:	db07      	blt.n	4052ba <_malloc_trim_r+0x3e>
  4052aa:	2100      	movs	r1, #0
  4052ac:	4630      	mov	r0, r6
  4052ae:	f7ff fe3f 	bl	404f30 <_sbrk_r>
  4052b2:	68bb      	ldr	r3, [r7, #8]
  4052b4:	442b      	add	r3, r5
  4052b6:	4298      	cmp	r0, r3
  4052b8:	d004      	beq.n	4052c4 <_malloc_trim_r+0x48>
  4052ba:	4630      	mov	r0, r6
  4052bc:	f7ff fb38 	bl	404930 <__malloc_unlock>
  4052c0:	2000      	movs	r0, #0
  4052c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4052c4:	4261      	negs	r1, r4
  4052c6:	4630      	mov	r0, r6
  4052c8:	f7ff fe32 	bl	404f30 <_sbrk_r>
  4052cc:	3001      	adds	r0, #1
  4052ce:	d00d      	beq.n	4052ec <_malloc_trim_r+0x70>
  4052d0:	4b10      	ldr	r3, [pc, #64]	; (405314 <_malloc_trim_r+0x98>)
  4052d2:	68ba      	ldr	r2, [r7, #8]
  4052d4:	6819      	ldr	r1, [r3, #0]
  4052d6:	1b2d      	subs	r5, r5, r4
  4052d8:	f045 0501 	orr.w	r5, r5, #1
  4052dc:	4630      	mov	r0, r6
  4052de:	1b09      	subs	r1, r1, r4
  4052e0:	6055      	str	r5, [r2, #4]
  4052e2:	6019      	str	r1, [r3, #0]
  4052e4:	f7ff fb24 	bl	404930 <__malloc_unlock>
  4052e8:	2001      	movs	r0, #1
  4052ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4052ec:	2100      	movs	r1, #0
  4052ee:	4630      	mov	r0, r6
  4052f0:	f7ff fe1e 	bl	404f30 <_sbrk_r>
  4052f4:	68ba      	ldr	r2, [r7, #8]
  4052f6:	1a83      	subs	r3, r0, r2
  4052f8:	2b0f      	cmp	r3, #15
  4052fa:	ddde      	ble.n	4052ba <_malloc_trim_r+0x3e>
  4052fc:	4c06      	ldr	r4, [pc, #24]	; (405318 <_malloc_trim_r+0x9c>)
  4052fe:	4905      	ldr	r1, [pc, #20]	; (405314 <_malloc_trim_r+0x98>)
  405300:	6824      	ldr	r4, [r4, #0]
  405302:	f043 0301 	orr.w	r3, r3, #1
  405306:	1b00      	subs	r0, r0, r4
  405308:	6053      	str	r3, [r2, #4]
  40530a:	6008      	str	r0, [r1, #0]
  40530c:	e7d5      	b.n	4052ba <_malloc_trim_r+0x3e>
  40530e:	bf00      	nop
  405310:	20400454 	.word	0x20400454
  405314:	20400c70 	.word	0x20400c70
  405318:	2040085c 	.word	0x2040085c

0040531c <_free_r>:
  40531c:	2900      	cmp	r1, #0
  40531e:	d044      	beq.n	4053aa <_free_r+0x8e>
  405320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405324:	460d      	mov	r5, r1
  405326:	4680      	mov	r8, r0
  405328:	f7ff fafc 	bl	404924 <__malloc_lock>
  40532c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405330:	4969      	ldr	r1, [pc, #420]	; (4054d8 <_free_r+0x1bc>)
  405332:	f027 0301 	bic.w	r3, r7, #1
  405336:	f1a5 0408 	sub.w	r4, r5, #8
  40533a:	18e2      	adds	r2, r4, r3
  40533c:	688e      	ldr	r6, [r1, #8]
  40533e:	6850      	ldr	r0, [r2, #4]
  405340:	42b2      	cmp	r2, r6
  405342:	f020 0003 	bic.w	r0, r0, #3
  405346:	d05e      	beq.n	405406 <_free_r+0xea>
  405348:	07fe      	lsls	r6, r7, #31
  40534a:	6050      	str	r0, [r2, #4]
  40534c:	d40b      	bmi.n	405366 <_free_r+0x4a>
  40534e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405352:	1be4      	subs	r4, r4, r7
  405354:	f101 0e08 	add.w	lr, r1, #8
  405358:	68a5      	ldr	r5, [r4, #8]
  40535a:	4575      	cmp	r5, lr
  40535c:	443b      	add	r3, r7
  40535e:	d06d      	beq.n	40543c <_free_r+0x120>
  405360:	68e7      	ldr	r7, [r4, #12]
  405362:	60ef      	str	r7, [r5, #12]
  405364:	60bd      	str	r5, [r7, #8]
  405366:	1815      	adds	r5, r2, r0
  405368:	686d      	ldr	r5, [r5, #4]
  40536a:	07ed      	lsls	r5, r5, #31
  40536c:	d53e      	bpl.n	4053ec <_free_r+0xd0>
  40536e:	f043 0201 	orr.w	r2, r3, #1
  405372:	6062      	str	r2, [r4, #4]
  405374:	50e3      	str	r3, [r4, r3]
  405376:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40537a:	d217      	bcs.n	4053ac <_free_r+0x90>
  40537c:	08db      	lsrs	r3, r3, #3
  40537e:	1c58      	adds	r0, r3, #1
  405380:	109a      	asrs	r2, r3, #2
  405382:	684d      	ldr	r5, [r1, #4]
  405384:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405388:	60a7      	str	r7, [r4, #8]
  40538a:	2301      	movs	r3, #1
  40538c:	4093      	lsls	r3, r2
  40538e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405392:	432b      	orrs	r3, r5
  405394:	3a08      	subs	r2, #8
  405396:	60e2      	str	r2, [r4, #12]
  405398:	604b      	str	r3, [r1, #4]
  40539a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40539e:	60fc      	str	r4, [r7, #12]
  4053a0:	4640      	mov	r0, r8
  4053a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4053a6:	f7ff bac3 	b.w	404930 <__malloc_unlock>
  4053aa:	4770      	bx	lr
  4053ac:	0a5a      	lsrs	r2, r3, #9
  4053ae:	2a04      	cmp	r2, #4
  4053b0:	d852      	bhi.n	405458 <_free_r+0x13c>
  4053b2:	099a      	lsrs	r2, r3, #6
  4053b4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4053b8:	00ff      	lsls	r7, r7, #3
  4053ba:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4053be:	19c8      	adds	r0, r1, r7
  4053c0:	59ca      	ldr	r2, [r1, r7]
  4053c2:	3808      	subs	r0, #8
  4053c4:	4290      	cmp	r0, r2
  4053c6:	d04f      	beq.n	405468 <_free_r+0x14c>
  4053c8:	6851      	ldr	r1, [r2, #4]
  4053ca:	f021 0103 	bic.w	r1, r1, #3
  4053ce:	428b      	cmp	r3, r1
  4053d0:	d232      	bcs.n	405438 <_free_r+0x11c>
  4053d2:	6892      	ldr	r2, [r2, #8]
  4053d4:	4290      	cmp	r0, r2
  4053d6:	d1f7      	bne.n	4053c8 <_free_r+0xac>
  4053d8:	68c3      	ldr	r3, [r0, #12]
  4053da:	60a0      	str	r0, [r4, #8]
  4053dc:	60e3      	str	r3, [r4, #12]
  4053de:	609c      	str	r4, [r3, #8]
  4053e0:	60c4      	str	r4, [r0, #12]
  4053e2:	4640      	mov	r0, r8
  4053e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4053e8:	f7ff baa2 	b.w	404930 <__malloc_unlock>
  4053ec:	6895      	ldr	r5, [r2, #8]
  4053ee:	4f3b      	ldr	r7, [pc, #236]	; (4054dc <_free_r+0x1c0>)
  4053f0:	42bd      	cmp	r5, r7
  4053f2:	4403      	add	r3, r0
  4053f4:	d040      	beq.n	405478 <_free_r+0x15c>
  4053f6:	68d0      	ldr	r0, [r2, #12]
  4053f8:	60e8      	str	r0, [r5, #12]
  4053fa:	f043 0201 	orr.w	r2, r3, #1
  4053fe:	6085      	str	r5, [r0, #8]
  405400:	6062      	str	r2, [r4, #4]
  405402:	50e3      	str	r3, [r4, r3]
  405404:	e7b7      	b.n	405376 <_free_r+0x5a>
  405406:	07ff      	lsls	r7, r7, #31
  405408:	4403      	add	r3, r0
  40540a:	d407      	bmi.n	40541c <_free_r+0x100>
  40540c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405410:	1aa4      	subs	r4, r4, r2
  405412:	4413      	add	r3, r2
  405414:	68a0      	ldr	r0, [r4, #8]
  405416:	68e2      	ldr	r2, [r4, #12]
  405418:	60c2      	str	r2, [r0, #12]
  40541a:	6090      	str	r0, [r2, #8]
  40541c:	4a30      	ldr	r2, [pc, #192]	; (4054e0 <_free_r+0x1c4>)
  40541e:	6812      	ldr	r2, [r2, #0]
  405420:	f043 0001 	orr.w	r0, r3, #1
  405424:	4293      	cmp	r3, r2
  405426:	6060      	str	r0, [r4, #4]
  405428:	608c      	str	r4, [r1, #8]
  40542a:	d3b9      	bcc.n	4053a0 <_free_r+0x84>
  40542c:	4b2d      	ldr	r3, [pc, #180]	; (4054e4 <_free_r+0x1c8>)
  40542e:	4640      	mov	r0, r8
  405430:	6819      	ldr	r1, [r3, #0]
  405432:	f7ff ff23 	bl	40527c <_malloc_trim_r>
  405436:	e7b3      	b.n	4053a0 <_free_r+0x84>
  405438:	4610      	mov	r0, r2
  40543a:	e7cd      	b.n	4053d8 <_free_r+0xbc>
  40543c:	1811      	adds	r1, r2, r0
  40543e:	6849      	ldr	r1, [r1, #4]
  405440:	07c9      	lsls	r1, r1, #31
  405442:	d444      	bmi.n	4054ce <_free_r+0x1b2>
  405444:	6891      	ldr	r1, [r2, #8]
  405446:	68d2      	ldr	r2, [r2, #12]
  405448:	60ca      	str	r2, [r1, #12]
  40544a:	4403      	add	r3, r0
  40544c:	f043 0001 	orr.w	r0, r3, #1
  405450:	6091      	str	r1, [r2, #8]
  405452:	6060      	str	r0, [r4, #4]
  405454:	50e3      	str	r3, [r4, r3]
  405456:	e7a3      	b.n	4053a0 <_free_r+0x84>
  405458:	2a14      	cmp	r2, #20
  40545a:	d816      	bhi.n	40548a <_free_r+0x16e>
  40545c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405460:	00ff      	lsls	r7, r7, #3
  405462:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405466:	e7aa      	b.n	4053be <_free_r+0xa2>
  405468:	10aa      	asrs	r2, r5, #2
  40546a:	2301      	movs	r3, #1
  40546c:	684d      	ldr	r5, [r1, #4]
  40546e:	4093      	lsls	r3, r2
  405470:	432b      	orrs	r3, r5
  405472:	604b      	str	r3, [r1, #4]
  405474:	4603      	mov	r3, r0
  405476:	e7b0      	b.n	4053da <_free_r+0xbe>
  405478:	f043 0201 	orr.w	r2, r3, #1
  40547c:	614c      	str	r4, [r1, #20]
  40547e:	610c      	str	r4, [r1, #16]
  405480:	60e5      	str	r5, [r4, #12]
  405482:	60a5      	str	r5, [r4, #8]
  405484:	6062      	str	r2, [r4, #4]
  405486:	50e3      	str	r3, [r4, r3]
  405488:	e78a      	b.n	4053a0 <_free_r+0x84>
  40548a:	2a54      	cmp	r2, #84	; 0x54
  40548c:	d806      	bhi.n	40549c <_free_r+0x180>
  40548e:	0b1a      	lsrs	r2, r3, #12
  405490:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405494:	00ff      	lsls	r7, r7, #3
  405496:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40549a:	e790      	b.n	4053be <_free_r+0xa2>
  40549c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4054a0:	d806      	bhi.n	4054b0 <_free_r+0x194>
  4054a2:	0bda      	lsrs	r2, r3, #15
  4054a4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4054a8:	00ff      	lsls	r7, r7, #3
  4054aa:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4054ae:	e786      	b.n	4053be <_free_r+0xa2>
  4054b0:	f240 5054 	movw	r0, #1364	; 0x554
  4054b4:	4282      	cmp	r2, r0
  4054b6:	d806      	bhi.n	4054c6 <_free_r+0x1aa>
  4054b8:	0c9a      	lsrs	r2, r3, #18
  4054ba:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4054be:	00ff      	lsls	r7, r7, #3
  4054c0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4054c4:	e77b      	b.n	4053be <_free_r+0xa2>
  4054c6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4054ca:	257e      	movs	r5, #126	; 0x7e
  4054cc:	e777      	b.n	4053be <_free_r+0xa2>
  4054ce:	f043 0101 	orr.w	r1, r3, #1
  4054d2:	6061      	str	r1, [r4, #4]
  4054d4:	6013      	str	r3, [r2, #0]
  4054d6:	e763      	b.n	4053a0 <_free_r+0x84>
  4054d8:	20400454 	.word	0x20400454
  4054dc:	2040045c 	.word	0x2040045c
  4054e0:	20400860 	.word	0x20400860
  4054e4:	20400ca0 	.word	0x20400ca0

004054e8 <__ascii_mbtowc>:
  4054e8:	b082      	sub	sp, #8
  4054ea:	b149      	cbz	r1, 405500 <__ascii_mbtowc+0x18>
  4054ec:	b15a      	cbz	r2, 405506 <__ascii_mbtowc+0x1e>
  4054ee:	b16b      	cbz	r3, 40550c <__ascii_mbtowc+0x24>
  4054f0:	7813      	ldrb	r3, [r2, #0]
  4054f2:	600b      	str	r3, [r1, #0]
  4054f4:	7812      	ldrb	r2, [r2, #0]
  4054f6:	1c10      	adds	r0, r2, #0
  4054f8:	bf18      	it	ne
  4054fa:	2001      	movne	r0, #1
  4054fc:	b002      	add	sp, #8
  4054fe:	4770      	bx	lr
  405500:	a901      	add	r1, sp, #4
  405502:	2a00      	cmp	r2, #0
  405504:	d1f3      	bne.n	4054ee <__ascii_mbtowc+0x6>
  405506:	4610      	mov	r0, r2
  405508:	b002      	add	sp, #8
  40550a:	4770      	bx	lr
  40550c:	f06f 0001 	mvn.w	r0, #1
  405510:	e7f4      	b.n	4054fc <__ascii_mbtowc+0x14>
  405512:	bf00      	nop

00405514 <memmove>:
  405514:	4288      	cmp	r0, r1
  405516:	b5f0      	push	{r4, r5, r6, r7, lr}
  405518:	d90d      	bls.n	405536 <memmove+0x22>
  40551a:	188b      	adds	r3, r1, r2
  40551c:	4298      	cmp	r0, r3
  40551e:	d20a      	bcs.n	405536 <memmove+0x22>
  405520:	1884      	adds	r4, r0, r2
  405522:	2a00      	cmp	r2, #0
  405524:	d051      	beq.n	4055ca <memmove+0xb6>
  405526:	4622      	mov	r2, r4
  405528:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40552c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405530:	4299      	cmp	r1, r3
  405532:	d1f9      	bne.n	405528 <memmove+0x14>
  405534:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405536:	2a0f      	cmp	r2, #15
  405538:	d948      	bls.n	4055cc <memmove+0xb8>
  40553a:	ea41 0300 	orr.w	r3, r1, r0
  40553e:	079b      	lsls	r3, r3, #30
  405540:	d146      	bne.n	4055d0 <memmove+0xbc>
  405542:	f100 0410 	add.w	r4, r0, #16
  405546:	f101 0310 	add.w	r3, r1, #16
  40554a:	4615      	mov	r5, r2
  40554c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405550:	f844 6c10 	str.w	r6, [r4, #-16]
  405554:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405558:	f844 6c0c 	str.w	r6, [r4, #-12]
  40555c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405560:	f844 6c08 	str.w	r6, [r4, #-8]
  405564:	3d10      	subs	r5, #16
  405566:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40556a:	f844 6c04 	str.w	r6, [r4, #-4]
  40556e:	2d0f      	cmp	r5, #15
  405570:	f103 0310 	add.w	r3, r3, #16
  405574:	f104 0410 	add.w	r4, r4, #16
  405578:	d8e8      	bhi.n	40554c <memmove+0x38>
  40557a:	f1a2 0310 	sub.w	r3, r2, #16
  40557e:	f023 030f 	bic.w	r3, r3, #15
  405582:	f002 0e0f 	and.w	lr, r2, #15
  405586:	3310      	adds	r3, #16
  405588:	f1be 0f03 	cmp.w	lr, #3
  40558c:	4419      	add	r1, r3
  40558e:	4403      	add	r3, r0
  405590:	d921      	bls.n	4055d6 <memmove+0xc2>
  405592:	1f1e      	subs	r6, r3, #4
  405594:	460d      	mov	r5, r1
  405596:	4674      	mov	r4, lr
  405598:	3c04      	subs	r4, #4
  40559a:	f855 7b04 	ldr.w	r7, [r5], #4
  40559e:	f846 7f04 	str.w	r7, [r6, #4]!
  4055a2:	2c03      	cmp	r4, #3
  4055a4:	d8f8      	bhi.n	405598 <memmove+0x84>
  4055a6:	f1ae 0404 	sub.w	r4, lr, #4
  4055aa:	f024 0403 	bic.w	r4, r4, #3
  4055ae:	3404      	adds	r4, #4
  4055b0:	4421      	add	r1, r4
  4055b2:	4423      	add	r3, r4
  4055b4:	f002 0203 	and.w	r2, r2, #3
  4055b8:	b162      	cbz	r2, 4055d4 <memmove+0xc0>
  4055ba:	3b01      	subs	r3, #1
  4055bc:	440a      	add	r2, r1
  4055be:	f811 4b01 	ldrb.w	r4, [r1], #1
  4055c2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4055c6:	428a      	cmp	r2, r1
  4055c8:	d1f9      	bne.n	4055be <memmove+0xaa>
  4055ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4055cc:	4603      	mov	r3, r0
  4055ce:	e7f3      	b.n	4055b8 <memmove+0xa4>
  4055d0:	4603      	mov	r3, r0
  4055d2:	e7f2      	b.n	4055ba <memmove+0xa6>
  4055d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4055d6:	4672      	mov	r2, lr
  4055d8:	e7ee      	b.n	4055b8 <memmove+0xa4>
  4055da:	bf00      	nop

004055dc <_realloc_r>:
  4055dc:	2900      	cmp	r1, #0
  4055de:	f000 8095 	beq.w	40570c <_realloc_r+0x130>
  4055e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4055e6:	460d      	mov	r5, r1
  4055e8:	4616      	mov	r6, r2
  4055ea:	b083      	sub	sp, #12
  4055ec:	4680      	mov	r8, r0
  4055ee:	f106 070b 	add.w	r7, r6, #11
  4055f2:	f7ff f997 	bl	404924 <__malloc_lock>
  4055f6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4055fa:	2f16      	cmp	r7, #22
  4055fc:	f02e 0403 	bic.w	r4, lr, #3
  405600:	f1a5 0908 	sub.w	r9, r5, #8
  405604:	d83c      	bhi.n	405680 <_realloc_r+0xa4>
  405606:	2210      	movs	r2, #16
  405608:	4617      	mov	r7, r2
  40560a:	42be      	cmp	r6, r7
  40560c:	d83d      	bhi.n	40568a <_realloc_r+0xae>
  40560e:	4294      	cmp	r4, r2
  405610:	da43      	bge.n	40569a <_realloc_r+0xbe>
  405612:	4bc4      	ldr	r3, [pc, #784]	; (405924 <_realloc_r+0x348>)
  405614:	6899      	ldr	r1, [r3, #8]
  405616:	eb09 0004 	add.w	r0, r9, r4
  40561a:	4288      	cmp	r0, r1
  40561c:	f000 80b4 	beq.w	405788 <_realloc_r+0x1ac>
  405620:	6843      	ldr	r3, [r0, #4]
  405622:	f023 0101 	bic.w	r1, r3, #1
  405626:	4401      	add	r1, r0
  405628:	6849      	ldr	r1, [r1, #4]
  40562a:	07c9      	lsls	r1, r1, #31
  40562c:	d54c      	bpl.n	4056c8 <_realloc_r+0xec>
  40562e:	f01e 0f01 	tst.w	lr, #1
  405632:	f000 809b 	beq.w	40576c <_realloc_r+0x190>
  405636:	4631      	mov	r1, r6
  405638:	4640      	mov	r0, r8
  40563a:	f7fe fdd3 	bl	4041e4 <_malloc_r>
  40563e:	4606      	mov	r6, r0
  405640:	2800      	cmp	r0, #0
  405642:	d03a      	beq.n	4056ba <_realloc_r+0xde>
  405644:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405648:	f023 0301 	bic.w	r3, r3, #1
  40564c:	444b      	add	r3, r9
  40564e:	f1a0 0208 	sub.w	r2, r0, #8
  405652:	429a      	cmp	r2, r3
  405654:	f000 8121 	beq.w	40589a <_realloc_r+0x2be>
  405658:	1f22      	subs	r2, r4, #4
  40565a:	2a24      	cmp	r2, #36	; 0x24
  40565c:	f200 8107 	bhi.w	40586e <_realloc_r+0x292>
  405660:	2a13      	cmp	r2, #19
  405662:	f200 80db 	bhi.w	40581c <_realloc_r+0x240>
  405666:	4603      	mov	r3, r0
  405668:	462a      	mov	r2, r5
  40566a:	6811      	ldr	r1, [r2, #0]
  40566c:	6019      	str	r1, [r3, #0]
  40566e:	6851      	ldr	r1, [r2, #4]
  405670:	6059      	str	r1, [r3, #4]
  405672:	6892      	ldr	r2, [r2, #8]
  405674:	609a      	str	r2, [r3, #8]
  405676:	4629      	mov	r1, r5
  405678:	4640      	mov	r0, r8
  40567a:	f7ff fe4f 	bl	40531c <_free_r>
  40567e:	e01c      	b.n	4056ba <_realloc_r+0xde>
  405680:	f027 0707 	bic.w	r7, r7, #7
  405684:	2f00      	cmp	r7, #0
  405686:	463a      	mov	r2, r7
  405688:	dabf      	bge.n	40560a <_realloc_r+0x2e>
  40568a:	2600      	movs	r6, #0
  40568c:	230c      	movs	r3, #12
  40568e:	4630      	mov	r0, r6
  405690:	f8c8 3000 	str.w	r3, [r8]
  405694:	b003      	add	sp, #12
  405696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40569a:	462e      	mov	r6, r5
  40569c:	1be3      	subs	r3, r4, r7
  40569e:	2b0f      	cmp	r3, #15
  4056a0:	d81e      	bhi.n	4056e0 <_realloc_r+0x104>
  4056a2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4056a6:	f003 0301 	and.w	r3, r3, #1
  4056aa:	4323      	orrs	r3, r4
  4056ac:	444c      	add	r4, r9
  4056ae:	f8c9 3004 	str.w	r3, [r9, #4]
  4056b2:	6863      	ldr	r3, [r4, #4]
  4056b4:	f043 0301 	orr.w	r3, r3, #1
  4056b8:	6063      	str	r3, [r4, #4]
  4056ba:	4640      	mov	r0, r8
  4056bc:	f7ff f938 	bl	404930 <__malloc_unlock>
  4056c0:	4630      	mov	r0, r6
  4056c2:	b003      	add	sp, #12
  4056c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056c8:	f023 0303 	bic.w	r3, r3, #3
  4056cc:	18e1      	adds	r1, r4, r3
  4056ce:	4291      	cmp	r1, r2
  4056d0:	db1f      	blt.n	405712 <_realloc_r+0x136>
  4056d2:	68c3      	ldr	r3, [r0, #12]
  4056d4:	6882      	ldr	r2, [r0, #8]
  4056d6:	462e      	mov	r6, r5
  4056d8:	60d3      	str	r3, [r2, #12]
  4056da:	460c      	mov	r4, r1
  4056dc:	609a      	str	r2, [r3, #8]
  4056de:	e7dd      	b.n	40569c <_realloc_r+0xc0>
  4056e0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4056e4:	eb09 0107 	add.w	r1, r9, r7
  4056e8:	f002 0201 	and.w	r2, r2, #1
  4056ec:	444c      	add	r4, r9
  4056ee:	f043 0301 	orr.w	r3, r3, #1
  4056f2:	4317      	orrs	r7, r2
  4056f4:	f8c9 7004 	str.w	r7, [r9, #4]
  4056f8:	604b      	str	r3, [r1, #4]
  4056fa:	6863      	ldr	r3, [r4, #4]
  4056fc:	f043 0301 	orr.w	r3, r3, #1
  405700:	3108      	adds	r1, #8
  405702:	6063      	str	r3, [r4, #4]
  405704:	4640      	mov	r0, r8
  405706:	f7ff fe09 	bl	40531c <_free_r>
  40570a:	e7d6      	b.n	4056ba <_realloc_r+0xde>
  40570c:	4611      	mov	r1, r2
  40570e:	f7fe bd69 	b.w	4041e4 <_malloc_r>
  405712:	f01e 0f01 	tst.w	lr, #1
  405716:	d18e      	bne.n	405636 <_realloc_r+0x5a>
  405718:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40571c:	eba9 0a01 	sub.w	sl, r9, r1
  405720:	f8da 1004 	ldr.w	r1, [sl, #4]
  405724:	f021 0103 	bic.w	r1, r1, #3
  405728:	440b      	add	r3, r1
  40572a:	4423      	add	r3, r4
  40572c:	4293      	cmp	r3, r2
  40572e:	db25      	blt.n	40577c <_realloc_r+0x1a0>
  405730:	68c2      	ldr	r2, [r0, #12]
  405732:	6881      	ldr	r1, [r0, #8]
  405734:	4656      	mov	r6, sl
  405736:	60ca      	str	r2, [r1, #12]
  405738:	6091      	str	r1, [r2, #8]
  40573a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40573e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405742:	1f22      	subs	r2, r4, #4
  405744:	2a24      	cmp	r2, #36	; 0x24
  405746:	60c1      	str	r1, [r0, #12]
  405748:	6088      	str	r0, [r1, #8]
  40574a:	f200 8094 	bhi.w	405876 <_realloc_r+0x29a>
  40574e:	2a13      	cmp	r2, #19
  405750:	d96f      	bls.n	405832 <_realloc_r+0x256>
  405752:	6829      	ldr	r1, [r5, #0]
  405754:	f8ca 1008 	str.w	r1, [sl, #8]
  405758:	6869      	ldr	r1, [r5, #4]
  40575a:	f8ca 100c 	str.w	r1, [sl, #12]
  40575e:	2a1b      	cmp	r2, #27
  405760:	f200 80a2 	bhi.w	4058a8 <_realloc_r+0x2cc>
  405764:	3508      	adds	r5, #8
  405766:	f10a 0210 	add.w	r2, sl, #16
  40576a:	e063      	b.n	405834 <_realloc_r+0x258>
  40576c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405770:	eba9 0a03 	sub.w	sl, r9, r3
  405774:	f8da 1004 	ldr.w	r1, [sl, #4]
  405778:	f021 0103 	bic.w	r1, r1, #3
  40577c:	1863      	adds	r3, r4, r1
  40577e:	4293      	cmp	r3, r2
  405780:	f6ff af59 	blt.w	405636 <_realloc_r+0x5a>
  405784:	4656      	mov	r6, sl
  405786:	e7d8      	b.n	40573a <_realloc_r+0x15e>
  405788:	6841      	ldr	r1, [r0, #4]
  40578a:	f021 0b03 	bic.w	fp, r1, #3
  40578e:	44a3      	add	fp, r4
  405790:	f107 0010 	add.w	r0, r7, #16
  405794:	4583      	cmp	fp, r0
  405796:	da56      	bge.n	405846 <_realloc_r+0x26a>
  405798:	f01e 0f01 	tst.w	lr, #1
  40579c:	f47f af4b 	bne.w	405636 <_realloc_r+0x5a>
  4057a0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4057a4:	eba9 0a01 	sub.w	sl, r9, r1
  4057a8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4057ac:	f021 0103 	bic.w	r1, r1, #3
  4057b0:	448b      	add	fp, r1
  4057b2:	4558      	cmp	r0, fp
  4057b4:	dce2      	bgt.n	40577c <_realloc_r+0x1a0>
  4057b6:	4656      	mov	r6, sl
  4057b8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4057bc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4057c0:	1f22      	subs	r2, r4, #4
  4057c2:	2a24      	cmp	r2, #36	; 0x24
  4057c4:	60c1      	str	r1, [r0, #12]
  4057c6:	6088      	str	r0, [r1, #8]
  4057c8:	f200 808f 	bhi.w	4058ea <_realloc_r+0x30e>
  4057cc:	2a13      	cmp	r2, #19
  4057ce:	f240 808a 	bls.w	4058e6 <_realloc_r+0x30a>
  4057d2:	6829      	ldr	r1, [r5, #0]
  4057d4:	f8ca 1008 	str.w	r1, [sl, #8]
  4057d8:	6869      	ldr	r1, [r5, #4]
  4057da:	f8ca 100c 	str.w	r1, [sl, #12]
  4057de:	2a1b      	cmp	r2, #27
  4057e0:	f200 808a 	bhi.w	4058f8 <_realloc_r+0x31c>
  4057e4:	3508      	adds	r5, #8
  4057e6:	f10a 0210 	add.w	r2, sl, #16
  4057ea:	6829      	ldr	r1, [r5, #0]
  4057ec:	6011      	str	r1, [r2, #0]
  4057ee:	6869      	ldr	r1, [r5, #4]
  4057f0:	6051      	str	r1, [r2, #4]
  4057f2:	68a9      	ldr	r1, [r5, #8]
  4057f4:	6091      	str	r1, [r2, #8]
  4057f6:	eb0a 0107 	add.w	r1, sl, r7
  4057fa:	ebab 0207 	sub.w	r2, fp, r7
  4057fe:	f042 0201 	orr.w	r2, r2, #1
  405802:	6099      	str	r1, [r3, #8]
  405804:	604a      	str	r2, [r1, #4]
  405806:	f8da 3004 	ldr.w	r3, [sl, #4]
  40580a:	f003 0301 	and.w	r3, r3, #1
  40580e:	431f      	orrs	r7, r3
  405810:	4640      	mov	r0, r8
  405812:	f8ca 7004 	str.w	r7, [sl, #4]
  405816:	f7ff f88b 	bl	404930 <__malloc_unlock>
  40581a:	e751      	b.n	4056c0 <_realloc_r+0xe4>
  40581c:	682b      	ldr	r3, [r5, #0]
  40581e:	6003      	str	r3, [r0, #0]
  405820:	686b      	ldr	r3, [r5, #4]
  405822:	6043      	str	r3, [r0, #4]
  405824:	2a1b      	cmp	r2, #27
  405826:	d82d      	bhi.n	405884 <_realloc_r+0x2a8>
  405828:	f100 0308 	add.w	r3, r0, #8
  40582c:	f105 0208 	add.w	r2, r5, #8
  405830:	e71b      	b.n	40566a <_realloc_r+0x8e>
  405832:	4632      	mov	r2, r6
  405834:	6829      	ldr	r1, [r5, #0]
  405836:	6011      	str	r1, [r2, #0]
  405838:	6869      	ldr	r1, [r5, #4]
  40583a:	6051      	str	r1, [r2, #4]
  40583c:	68a9      	ldr	r1, [r5, #8]
  40583e:	6091      	str	r1, [r2, #8]
  405840:	461c      	mov	r4, r3
  405842:	46d1      	mov	r9, sl
  405844:	e72a      	b.n	40569c <_realloc_r+0xc0>
  405846:	eb09 0107 	add.w	r1, r9, r7
  40584a:	ebab 0b07 	sub.w	fp, fp, r7
  40584e:	f04b 0201 	orr.w	r2, fp, #1
  405852:	6099      	str	r1, [r3, #8]
  405854:	604a      	str	r2, [r1, #4]
  405856:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40585a:	f003 0301 	and.w	r3, r3, #1
  40585e:	431f      	orrs	r7, r3
  405860:	4640      	mov	r0, r8
  405862:	f845 7c04 	str.w	r7, [r5, #-4]
  405866:	f7ff f863 	bl	404930 <__malloc_unlock>
  40586a:	462e      	mov	r6, r5
  40586c:	e728      	b.n	4056c0 <_realloc_r+0xe4>
  40586e:	4629      	mov	r1, r5
  405870:	f7ff fe50 	bl	405514 <memmove>
  405874:	e6ff      	b.n	405676 <_realloc_r+0x9a>
  405876:	4629      	mov	r1, r5
  405878:	4630      	mov	r0, r6
  40587a:	461c      	mov	r4, r3
  40587c:	46d1      	mov	r9, sl
  40587e:	f7ff fe49 	bl	405514 <memmove>
  405882:	e70b      	b.n	40569c <_realloc_r+0xc0>
  405884:	68ab      	ldr	r3, [r5, #8]
  405886:	6083      	str	r3, [r0, #8]
  405888:	68eb      	ldr	r3, [r5, #12]
  40588a:	60c3      	str	r3, [r0, #12]
  40588c:	2a24      	cmp	r2, #36	; 0x24
  40588e:	d017      	beq.n	4058c0 <_realloc_r+0x2e4>
  405890:	f100 0310 	add.w	r3, r0, #16
  405894:	f105 0210 	add.w	r2, r5, #16
  405898:	e6e7      	b.n	40566a <_realloc_r+0x8e>
  40589a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40589e:	f023 0303 	bic.w	r3, r3, #3
  4058a2:	441c      	add	r4, r3
  4058a4:	462e      	mov	r6, r5
  4058a6:	e6f9      	b.n	40569c <_realloc_r+0xc0>
  4058a8:	68a9      	ldr	r1, [r5, #8]
  4058aa:	f8ca 1010 	str.w	r1, [sl, #16]
  4058ae:	68e9      	ldr	r1, [r5, #12]
  4058b0:	f8ca 1014 	str.w	r1, [sl, #20]
  4058b4:	2a24      	cmp	r2, #36	; 0x24
  4058b6:	d00c      	beq.n	4058d2 <_realloc_r+0x2f6>
  4058b8:	3510      	adds	r5, #16
  4058ba:	f10a 0218 	add.w	r2, sl, #24
  4058be:	e7b9      	b.n	405834 <_realloc_r+0x258>
  4058c0:	692b      	ldr	r3, [r5, #16]
  4058c2:	6103      	str	r3, [r0, #16]
  4058c4:	696b      	ldr	r3, [r5, #20]
  4058c6:	6143      	str	r3, [r0, #20]
  4058c8:	f105 0218 	add.w	r2, r5, #24
  4058cc:	f100 0318 	add.w	r3, r0, #24
  4058d0:	e6cb      	b.n	40566a <_realloc_r+0x8e>
  4058d2:	692a      	ldr	r2, [r5, #16]
  4058d4:	f8ca 2018 	str.w	r2, [sl, #24]
  4058d8:	696a      	ldr	r2, [r5, #20]
  4058da:	f8ca 201c 	str.w	r2, [sl, #28]
  4058de:	3518      	adds	r5, #24
  4058e0:	f10a 0220 	add.w	r2, sl, #32
  4058e4:	e7a6      	b.n	405834 <_realloc_r+0x258>
  4058e6:	4632      	mov	r2, r6
  4058e8:	e77f      	b.n	4057ea <_realloc_r+0x20e>
  4058ea:	4629      	mov	r1, r5
  4058ec:	4630      	mov	r0, r6
  4058ee:	9301      	str	r3, [sp, #4]
  4058f0:	f7ff fe10 	bl	405514 <memmove>
  4058f4:	9b01      	ldr	r3, [sp, #4]
  4058f6:	e77e      	b.n	4057f6 <_realloc_r+0x21a>
  4058f8:	68a9      	ldr	r1, [r5, #8]
  4058fa:	f8ca 1010 	str.w	r1, [sl, #16]
  4058fe:	68e9      	ldr	r1, [r5, #12]
  405900:	f8ca 1014 	str.w	r1, [sl, #20]
  405904:	2a24      	cmp	r2, #36	; 0x24
  405906:	d003      	beq.n	405910 <_realloc_r+0x334>
  405908:	3510      	adds	r5, #16
  40590a:	f10a 0218 	add.w	r2, sl, #24
  40590e:	e76c      	b.n	4057ea <_realloc_r+0x20e>
  405910:	692a      	ldr	r2, [r5, #16]
  405912:	f8ca 2018 	str.w	r2, [sl, #24]
  405916:	696a      	ldr	r2, [r5, #20]
  405918:	f8ca 201c 	str.w	r2, [sl, #28]
  40591c:	3518      	adds	r5, #24
  40591e:	f10a 0220 	add.w	r2, sl, #32
  405922:	e762      	b.n	4057ea <_realloc_r+0x20e>
  405924:	20400454 	.word	0x20400454

00405928 <__ascii_wctomb>:
  405928:	b121      	cbz	r1, 405934 <__ascii_wctomb+0xc>
  40592a:	2aff      	cmp	r2, #255	; 0xff
  40592c:	d804      	bhi.n	405938 <__ascii_wctomb+0x10>
  40592e:	700a      	strb	r2, [r1, #0]
  405930:	2001      	movs	r0, #1
  405932:	4770      	bx	lr
  405934:	4608      	mov	r0, r1
  405936:	4770      	bx	lr
  405938:	238a      	movs	r3, #138	; 0x8a
  40593a:	6003      	str	r3, [r0, #0]
  40593c:	f04f 30ff 	mov.w	r0, #4294967295
  405940:	4770      	bx	lr
  405942:	bf00      	nop

00405944 <__aeabi_drsub>:
  405944:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405948:	e002      	b.n	405950 <__adddf3>
  40594a:	bf00      	nop

0040594c <__aeabi_dsub>:
  40594c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405950 <__adddf3>:
  405950:	b530      	push	{r4, r5, lr}
  405952:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405956:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40595a:	ea94 0f05 	teq	r4, r5
  40595e:	bf08      	it	eq
  405960:	ea90 0f02 	teqeq	r0, r2
  405964:	bf1f      	itttt	ne
  405966:	ea54 0c00 	orrsne.w	ip, r4, r0
  40596a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40596e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405972:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405976:	f000 80e2 	beq.w	405b3e <__adddf3+0x1ee>
  40597a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40597e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405982:	bfb8      	it	lt
  405984:	426d      	neglt	r5, r5
  405986:	dd0c      	ble.n	4059a2 <__adddf3+0x52>
  405988:	442c      	add	r4, r5
  40598a:	ea80 0202 	eor.w	r2, r0, r2
  40598e:	ea81 0303 	eor.w	r3, r1, r3
  405992:	ea82 0000 	eor.w	r0, r2, r0
  405996:	ea83 0101 	eor.w	r1, r3, r1
  40599a:	ea80 0202 	eor.w	r2, r0, r2
  40599e:	ea81 0303 	eor.w	r3, r1, r3
  4059a2:	2d36      	cmp	r5, #54	; 0x36
  4059a4:	bf88      	it	hi
  4059a6:	bd30      	pophi	{r4, r5, pc}
  4059a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4059ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4059b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4059b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4059b8:	d002      	beq.n	4059c0 <__adddf3+0x70>
  4059ba:	4240      	negs	r0, r0
  4059bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4059c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4059c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4059c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4059cc:	d002      	beq.n	4059d4 <__adddf3+0x84>
  4059ce:	4252      	negs	r2, r2
  4059d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4059d4:	ea94 0f05 	teq	r4, r5
  4059d8:	f000 80a7 	beq.w	405b2a <__adddf3+0x1da>
  4059dc:	f1a4 0401 	sub.w	r4, r4, #1
  4059e0:	f1d5 0e20 	rsbs	lr, r5, #32
  4059e4:	db0d      	blt.n	405a02 <__adddf3+0xb2>
  4059e6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4059ea:	fa22 f205 	lsr.w	r2, r2, r5
  4059ee:	1880      	adds	r0, r0, r2
  4059f0:	f141 0100 	adc.w	r1, r1, #0
  4059f4:	fa03 f20e 	lsl.w	r2, r3, lr
  4059f8:	1880      	adds	r0, r0, r2
  4059fa:	fa43 f305 	asr.w	r3, r3, r5
  4059fe:	4159      	adcs	r1, r3
  405a00:	e00e      	b.n	405a20 <__adddf3+0xd0>
  405a02:	f1a5 0520 	sub.w	r5, r5, #32
  405a06:	f10e 0e20 	add.w	lr, lr, #32
  405a0a:	2a01      	cmp	r2, #1
  405a0c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405a10:	bf28      	it	cs
  405a12:	f04c 0c02 	orrcs.w	ip, ip, #2
  405a16:	fa43 f305 	asr.w	r3, r3, r5
  405a1a:	18c0      	adds	r0, r0, r3
  405a1c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405a20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405a24:	d507      	bpl.n	405a36 <__adddf3+0xe6>
  405a26:	f04f 0e00 	mov.w	lr, #0
  405a2a:	f1dc 0c00 	rsbs	ip, ip, #0
  405a2e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405a32:	eb6e 0101 	sbc.w	r1, lr, r1
  405a36:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405a3a:	d31b      	bcc.n	405a74 <__adddf3+0x124>
  405a3c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405a40:	d30c      	bcc.n	405a5c <__adddf3+0x10c>
  405a42:	0849      	lsrs	r1, r1, #1
  405a44:	ea5f 0030 	movs.w	r0, r0, rrx
  405a48:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405a4c:	f104 0401 	add.w	r4, r4, #1
  405a50:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405a54:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405a58:	f080 809a 	bcs.w	405b90 <__adddf3+0x240>
  405a5c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405a60:	bf08      	it	eq
  405a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405a66:	f150 0000 	adcs.w	r0, r0, #0
  405a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405a6e:	ea41 0105 	orr.w	r1, r1, r5
  405a72:	bd30      	pop	{r4, r5, pc}
  405a74:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405a78:	4140      	adcs	r0, r0
  405a7a:	eb41 0101 	adc.w	r1, r1, r1
  405a7e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405a82:	f1a4 0401 	sub.w	r4, r4, #1
  405a86:	d1e9      	bne.n	405a5c <__adddf3+0x10c>
  405a88:	f091 0f00 	teq	r1, #0
  405a8c:	bf04      	itt	eq
  405a8e:	4601      	moveq	r1, r0
  405a90:	2000      	moveq	r0, #0
  405a92:	fab1 f381 	clz	r3, r1
  405a96:	bf08      	it	eq
  405a98:	3320      	addeq	r3, #32
  405a9a:	f1a3 030b 	sub.w	r3, r3, #11
  405a9e:	f1b3 0220 	subs.w	r2, r3, #32
  405aa2:	da0c      	bge.n	405abe <__adddf3+0x16e>
  405aa4:	320c      	adds	r2, #12
  405aa6:	dd08      	ble.n	405aba <__adddf3+0x16a>
  405aa8:	f102 0c14 	add.w	ip, r2, #20
  405aac:	f1c2 020c 	rsb	r2, r2, #12
  405ab0:	fa01 f00c 	lsl.w	r0, r1, ip
  405ab4:	fa21 f102 	lsr.w	r1, r1, r2
  405ab8:	e00c      	b.n	405ad4 <__adddf3+0x184>
  405aba:	f102 0214 	add.w	r2, r2, #20
  405abe:	bfd8      	it	le
  405ac0:	f1c2 0c20 	rsble	ip, r2, #32
  405ac4:	fa01 f102 	lsl.w	r1, r1, r2
  405ac8:	fa20 fc0c 	lsr.w	ip, r0, ip
  405acc:	bfdc      	itt	le
  405ace:	ea41 010c 	orrle.w	r1, r1, ip
  405ad2:	4090      	lslle	r0, r2
  405ad4:	1ae4      	subs	r4, r4, r3
  405ad6:	bfa2      	ittt	ge
  405ad8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405adc:	4329      	orrge	r1, r5
  405ade:	bd30      	popge	{r4, r5, pc}
  405ae0:	ea6f 0404 	mvn.w	r4, r4
  405ae4:	3c1f      	subs	r4, #31
  405ae6:	da1c      	bge.n	405b22 <__adddf3+0x1d2>
  405ae8:	340c      	adds	r4, #12
  405aea:	dc0e      	bgt.n	405b0a <__adddf3+0x1ba>
  405aec:	f104 0414 	add.w	r4, r4, #20
  405af0:	f1c4 0220 	rsb	r2, r4, #32
  405af4:	fa20 f004 	lsr.w	r0, r0, r4
  405af8:	fa01 f302 	lsl.w	r3, r1, r2
  405afc:	ea40 0003 	orr.w	r0, r0, r3
  405b00:	fa21 f304 	lsr.w	r3, r1, r4
  405b04:	ea45 0103 	orr.w	r1, r5, r3
  405b08:	bd30      	pop	{r4, r5, pc}
  405b0a:	f1c4 040c 	rsb	r4, r4, #12
  405b0e:	f1c4 0220 	rsb	r2, r4, #32
  405b12:	fa20 f002 	lsr.w	r0, r0, r2
  405b16:	fa01 f304 	lsl.w	r3, r1, r4
  405b1a:	ea40 0003 	orr.w	r0, r0, r3
  405b1e:	4629      	mov	r1, r5
  405b20:	bd30      	pop	{r4, r5, pc}
  405b22:	fa21 f004 	lsr.w	r0, r1, r4
  405b26:	4629      	mov	r1, r5
  405b28:	bd30      	pop	{r4, r5, pc}
  405b2a:	f094 0f00 	teq	r4, #0
  405b2e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405b32:	bf06      	itte	eq
  405b34:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405b38:	3401      	addeq	r4, #1
  405b3a:	3d01      	subne	r5, #1
  405b3c:	e74e      	b.n	4059dc <__adddf3+0x8c>
  405b3e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405b42:	bf18      	it	ne
  405b44:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405b48:	d029      	beq.n	405b9e <__adddf3+0x24e>
  405b4a:	ea94 0f05 	teq	r4, r5
  405b4e:	bf08      	it	eq
  405b50:	ea90 0f02 	teqeq	r0, r2
  405b54:	d005      	beq.n	405b62 <__adddf3+0x212>
  405b56:	ea54 0c00 	orrs.w	ip, r4, r0
  405b5a:	bf04      	itt	eq
  405b5c:	4619      	moveq	r1, r3
  405b5e:	4610      	moveq	r0, r2
  405b60:	bd30      	pop	{r4, r5, pc}
  405b62:	ea91 0f03 	teq	r1, r3
  405b66:	bf1e      	ittt	ne
  405b68:	2100      	movne	r1, #0
  405b6a:	2000      	movne	r0, #0
  405b6c:	bd30      	popne	{r4, r5, pc}
  405b6e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405b72:	d105      	bne.n	405b80 <__adddf3+0x230>
  405b74:	0040      	lsls	r0, r0, #1
  405b76:	4149      	adcs	r1, r1
  405b78:	bf28      	it	cs
  405b7a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405b7e:	bd30      	pop	{r4, r5, pc}
  405b80:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405b84:	bf3c      	itt	cc
  405b86:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405b8a:	bd30      	popcc	{r4, r5, pc}
  405b8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405b90:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405b94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405b98:	f04f 0000 	mov.w	r0, #0
  405b9c:	bd30      	pop	{r4, r5, pc}
  405b9e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405ba2:	bf1a      	itte	ne
  405ba4:	4619      	movne	r1, r3
  405ba6:	4610      	movne	r0, r2
  405ba8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405bac:	bf1c      	itt	ne
  405bae:	460b      	movne	r3, r1
  405bb0:	4602      	movne	r2, r0
  405bb2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405bb6:	bf06      	itte	eq
  405bb8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405bbc:	ea91 0f03 	teqeq	r1, r3
  405bc0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405bc4:	bd30      	pop	{r4, r5, pc}
  405bc6:	bf00      	nop

00405bc8 <__aeabi_ui2d>:
  405bc8:	f090 0f00 	teq	r0, #0
  405bcc:	bf04      	itt	eq
  405bce:	2100      	moveq	r1, #0
  405bd0:	4770      	bxeq	lr
  405bd2:	b530      	push	{r4, r5, lr}
  405bd4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405bd8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405bdc:	f04f 0500 	mov.w	r5, #0
  405be0:	f04f 0100 	mov.w	r1, #0
  405be4:	e750      	b.n	405a88 <__adddf3+0x138>
  405be6:	bf00      	nop

00405be8 <__aeabi_i2d>:
  405be8:	f090 0f00 	teq	r0, #0
  405bec:	bf04      	itt	eq
  405bee:	2100      	moveq	r1, #0
  405bf0:	4770      	bxeq	lr
  405bf2:	b530      	push	{r4, r5, lr}
  405bf4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405bf8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405bfc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405c00:	bf48      	it	mi
  405c02:	4240      	negmi	r0, r0
  405c04:	f04f 0100 	mov.w	r1, #0
  405c08:	e73e      	b.n	405a88 <__adddf3+0x138>
  405c0a:	bf00      	nop

00405c0c <__aeabi_f2d>:
  405c0c:	0042      	lsls	r2, r0, #1
  405c0e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405c12:	ea4f 0131 	mov.w	r1, r1, rrx
  405c16:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405c1a:	bf1f      	itttt	ne
  405c1c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405c20:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405c24:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405c28:	4770      	bxne	lr
  405c2a:	f092 0f00 	teq	r2, #0
  405c2e:	bf14      	ite	ne
  405c30:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405c34:	4770      	bxeq	lr
  405c36:	b530      	push	{r4, r5, lr}
  405c38:	f44f 7460 	mov.w	r4, #896	; 0x380
  405c3c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405c40:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405c44:	e720      	b.n	405a88 <__adddf3+0x138>
  405c46:	bf00      	nop

00405c48 <__aeabi_ul2d>:
  405c48:	ea50 0201 	orrs.w	r2, r0, r1
  405c4c:	bf08      	it	eq
  405c4e:	4770      	bxeq	lr
  405c50:	b530      	push	{r4, r5, lr}
  405c52:	f04f 0500 	mov.w	r5, #0
  405c56:	e00a      	b.n	405c6e <__aeabi_l2d+0x16>

00405c58 <__aeabi_l2d>:
  405c58:	ea50 0201 	orrs.w	r2, r0, r1
  405c5c:	bf08      	it	eq
  405c5e:	4770      	bxeq	lr
  405c60:	b530      	push	{r4, r5, lr}
  405c62:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405c66:	d502      	bpl.n	405c6e <__aeabi_l2d+0x16>
  405c68:	4240      	negs	r0, r0
  405c6a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405c6e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405c72:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405c76:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405c7a:	f43f aedc 	beq.w	405a36 <__adddf3+0xe6>
  405c7e:	f04f 0203 	mov.w	r2, #3
  405c82:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405c86:	bf18      	it	ne
  405c88:	3203      	addne	r2, #3
  405c8a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405c8e:	bf18      	it	ne
  405c90:	3203      	addne	r2, #3
  405c92:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405c96:	f1c2 0320 	rsb	r3, r2, #32
  405c9a:	fa00 fc03 	lsl.w	ip, r0, r3
  405c9e:	fa20 f002 	lsr.w	r0, r0, r2
  405ca2:	fa01 fe03 	lsl.w	lr, r1, r3
  405ca6:	ea40 000e 	orr.w	r0, r0, lr
  405caa:	fa21 f102 	lsr.w	r1, r1, r2
  405cae:	4414      	add	r4, r2
  405cb0:	e6c1      	b.n	405a36 <__adddf3+0xe6>
  405cb2:	bf00      	nop

00405cb4 <__aeabi_dmul>:
  405cb4:	b570      	push	{r4, r5, r6, lr}
  405cb6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405cba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405cbe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405cc2:	bf1d      	ittte	ne
  405cc4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405cc8:	ea94 0f0c 	teqne	r4, ip
  405ccc:	ea95 0f0c 	teqne	r5, ip
  405cd0:	f000 f8de 	bleq	405e90 <__aeabi_dmul+0x1dc>
  405cd4:	442c      	add	r4, r5
  405cd6:	ea81 0603 	eor.w	r6, r1, r3
  405cda:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405cde:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405ce2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405ce6:	bf18      	it	ne
  405ce8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405cec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405cf0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405cf4:	d038      	beq.n	405d68 <__aeabi_dmul+0xb4>
  405cf6:	fba0 ce02 	umull	ip, lr, r0, r2
  405cfa:	f04f 0500 	mov.w	r5, #0
  405cfe:	fbe1 e502 	umlal	lr, r5, r1, r2
  405d02:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405d06:	fbe0 e503 	umlal	lr, r5, r0, r3
  405d0a:	f04f 0600 	mov.w	r6, #0
  405d0e:	fbe1 5603 	umlal	r5, r6, r1, r3
  405d12:	f09c 0f00 	teq	ip, #0
  405d16:	bf18      	it	ne
  405d18:	f04e 0e01 	orrne.w	lr, lr, #1
  405d1c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405d20:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405d24:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405d28:	d204      	bcs.n	405d34 <__aeabi_dmul+0x80>
  405d2a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405d2e:	416d      	adcs	r5, r5
  405d30:	eb46 0606 	adc.w	r6, r6, r6
  405d34:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405d38:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405d3c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405d40:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405d44:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405d48:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405d4c:	bf88      	it	hi
  405d4e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405d52:	d81e      	bhi.n	405d92 <__aeabi_dmul+0xde>
  405d54:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405d58:	bf08      	it	eq
  405d5a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405d5e:	f150 0000 	adcs.w	r0, r0, #0
  405d62:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405d66:	bd70      	pop	{r4, r5, r6, pc}
  405d68:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405d6c:	ea46 0101 	orr.w	r1, r6, r1
  405d70:	ea40 0002 	orr.w	r0, r0, r2
  405d74:	ea81 0103 	eor.w	r1, r1, r3
  405d78:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405d7c:	bfc2      	ittt	gt
  405d7e:	ebd4 050c 	rsbsgt	r5, r4, ip
  405d82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405d86:	bd70      	popgt	{r4, r5, r6, pc}
  405d88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405d8c:	f04f 0e00 	mov.w	lr, #0
  405d90:	3c01      	subs	r4, #1
  405d92:	f300 80ab 	bgt.w	405eec <__aeabi_dmul+0x238>
  405d96:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405d9a:	bfde      	ittt	le
  405d9c:	2000      	movle	r0, #0
  405d9e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405da2:	bd70      	pople	{r4, r5, r6, pc}
  405da4:	f1c4 0400 	rsb	r4, r4, #0
  405da8:	3c20      	subs	r4, #32
  405daa:	da35      	bge.n	405e18 <__aeabi_dmul+0x164>
  405dac:	340c      	adds	r4, #12
  405dae:	dc1b      	bgt.n	405de8 <__aeabi_dmul+0x134>
  405db0:	f104 0414 	add.w	r4, r4, #20
  405db4:	f1c4 0520 	rsb	r5, r4, #32
  405db8:	fa00 f305 	lsl.w	r3, r0, r5
  405dbc:	fa20 f004 	lsr.w	r0, r0, r4
  405dc0:	fa01 f205 	lsl.w	r2, r1, r5
  405dc4:	ea40 0002 	orr.w	r0, r0, r2
  405dc8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405dcc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405dd0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405dd4:	fa21 f604 	lsr.w	r6, r1, r4
  405dd8:	eb42 0106 	adc.w	r1, r2, r6
  405ddc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405de0:	bf08      	it	eq
  405de2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405de6:	bd70      	pop	{r4, r5, r6, pc}
  405de8:	f1c4 040c 	rsb	r4, r4, #12
  405dec:	f1c4 0520 	rsb	r5, r4, #32
  405df0:	fa00 f304 	lsl.w	r3, r0, r4
  405df4:	fa20 f005 	lsr.w	r0, r0, r5
  405df8:	fa01 f204 	lsl.w	r2, r1, r4
  405dfc:	ea40 0002 	orr.w	r0, r0, r2
  405e00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405e04:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405e08:	f141 0100 	adc.w	r1, r1, #0
  405e0c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405e10:	bf08      	it	eq
  405e12:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405e16:	bd70      	pop	{r4, r5, r6, pc}
  405e18:	f1c4 0520 	rsb	r5, r4, #32
  405e1c:	fa00 f205 	lsl.w	r2, r0, r5
  405e20:	ea4e 0e02 	orr.w	lr, lr, r2
  405e24:	fa20 f304 	lsr.w	r3, r0, r4
  405e28:	fa01 f205 	lsl.w	r2, r1, r5
  405e2c:	ea43 0302 	orr.w	r3, r3, r2
  405e30:	fa21 f004 	lsr.w	r0, r1, r4
  405e34:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405e38:	fa21 f204 	lsr.w	r2, r1, r4
  405e3c:	ea20 0002 	bic.w	r0, r0, r2
  405e40:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405e44:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405e48:	bf08      	it	eq
  405e4a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405e4e:	bd70      	pop	{r4, r5, r6, pc}
  405e50:	f094 0f00 	teq	r4, #0
  405e54:	d10f      	bne.n	405e76 <__aeabi_dmul+0x1c2>
  405e56:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405e5a:	0040      	lsls	r0, r0, #1
  405e5c:	eb41 0101 	adc.w	r1, r1, r1
  405e60:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405e64:	bf08      	it	eq
  405e66:	3c01      	subeq	r4, #1
  405e68:	d0f7      	beq.n	405e5a <__aeabi_dmul+0x1a6>
  405e6a:	ea41 0106 	orr.w	r1, r1, r6
  405e6e:	f095 0f00 	teq	r5, #0
  405e72:	bf18      	it	ne
  405e74:	4770      	bxne	lr
  405e76:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405e7a:	0052      	lsls	r2, r2, #1
  405e7c:	eb43 0303 	adc.w	r3, r3, r3
  405e80:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405e84:	bf08      	it	eq
  405e86:	3d01      	subeq	r5, #1
  405e88:	d0f7      	beq.n	405e7a <__aeabi_dmul+0x1c6>
  405e8a:	ea43 0306 	orr.w	r3, r3, r6
  405e8e:	4770      	bx	lr
  405e90:	ea94 0f0c 	teq	r4, ip
  405e94:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405e98:	bf18      	it	ne
  405e9a:	ea95 0f0c 	teqne	r5, ip
  405e9e:	d00c      	beq.n	405eba <__aeabi_dmul+0x206>
  405ea0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405ea4:	bf18      	it	ne
  405ea6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405eaa:	d1d1      	bne.n	405e50 <__aeabi_dmul+0x19c>
  405eac:	ea81 0103 	eor.w	r1, r1, r3
  405eb0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405eb4:	f04f 0000 	mov.w	r0, #0
  405eb8:	bd70      	pop	{r4, r5, r6, pc}
  405eba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405ebe:	bf06      	itte	eq
  405ec0:	4610      	moveq	r0, r2
  405ec2:	4619      	moveq	r1, r3
  405ec4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405ec8:	d019      	beq.n	405efe <__aeabi_dmul+0x24a>
  405eca:	ea94 0f0c 	teq	r4, ip
  405ece:	d102      	bne.n	405ed6 <__aeabi_dmul+0x222>
  405ed0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405ed4:	d113      	bne.n	405efe <__aeabi_dmul+0x24a>
  405ed6:	ea95 0f0c 	teq	r5, ip
  405eda:	d105      	bne.n	405ee8 <__aeabi_dmul+0x234>
  405edc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405ee0:	bf1c      	itt	ne
  405ee2:	4610      	movne	r0, r2
  405ee4:	4619      	movne	r1, r3
  405ee6:	d10a      	bne.n	405efe <__aeabi_dmul+0x24a>
  405ee8:	ea81 0103 	eor.w	r1, r1, r3
  405eec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405ef0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405ef4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405ef8:	f04f 0000 	mov.w	r0, #0
  405efc:	bd70      	pop	{r4, r5, r6, pc}
  405efe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405f02:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405f06:	bd70      	pop	{r4, r5, r6, pc}

00405f08 <__aeabi_ddiv>:
  405f08:	b570      	push	{r4, r5, r6, lr}
  405f0a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405f0e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405f12:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405f16:	bf1d      	ittte	ne
  405f18:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405f1c:	ea94 0f0c 	teqne	r4, ip
  405f20:	ea95 0f0c 	teqne	r5, ip
  405f24:	f000 f8a7 	bleq	406076 <__aeabi_ddiv+0x16e>
  405f28:	eba4 0405 	sub.w	r4, r4, r5
  405f2c:	ea81 0e03 	eor.w	lr, r1, r3
  405f30:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405f34:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405f38:	f000 8088 	beq.w	40604c <__aeabi_ddiv+0x144>
  405f3c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405f40:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405f44:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405f48:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405f4c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405f50:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405f54:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405f58:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405f5c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405f60:	429d      	cmp	r5, r3
  405f62:	bf08      	it	eq
  405f64:	4296      	cmpeq	r6, r2
  405f66:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405f6a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405f6e:	d202      	bcs.n	405f76 <__aeabi_ddiv+0x6e>
  405f70:	085b      	lsrs	r3, r3, #1
  405f72:	ea4f 0232 	mov.w	r2, r2, rrx
  405f76:	1ab6      	subs	r6, r6, r2
  405f78:	eb65 0503 	sbc.w	r5, r5, r3
  405f7c:	085b      	lsrs	r3, r3, #1
  405f7e:	ea4f 0232 	mov.w	r2, r2, rrx
  405f82:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405f86:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405f8a:	ebb6 0e02 	subs.w	lr, r6, r2
  405f8e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405f92:	bf22      	ittt	cs
  405f94:	1ab6      	subcs	r6, r6, r2
  405f96:	4675      	movcs	r5, lr
  405f98:	ea40 000c 	orrcs.w	r0, r0, ip
  405f9c:	085b      	lsrs	r3, r3, #1
  405f9e:	ea4f 0232 	mov.w	r2, r2, rrx
  405fa2:	ebb6 0e02 	subs.w	lr, r6, r2
  405fa6:	eb75 0e03 	sbcs.w	lr, r5, r3
  405faa:	bf22      	ittt	cs
  405fac:	1ab6      	subcs	r6, r6, r2
  405fae:	4675      	movcs	r5, lr
  405fb0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405fb4:	085b      	lsrs	r3, r3, #1
  405fb6:	ea4f 0232 	mov.w	r2, r2, rrx
  405fba:	ebb6 0e02 	subs.w	lr, r6, r2
  405fbe:	eb75 0e03 	sbcs.w	lr, r5, r3
  405fc2:	bf22      	ittt	cs
  405fc4:	1ab6      	subcs	r6, r6, r2
  405fc6:	4675      	movcs	r5, lr
  405fc8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405fcc:	085b      	lsrs	r3, r3, #1
  405fce:	ea4f 0232 	mov.w	r2, r2, rrx
  405fd2:	ebb6 0e02 	subs.w	lr, r6, r2
  405fd6:	eb75 0e03 	sbcs.w	lr, r5, r3
  405fda:	bf22      	ittt	cs
  405fdc:	1ab6      	subcs	r6, r6, r2
  405fde:	4675      	movcs	r5, lr
  405fe0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405fe4:	ea55 0e06 	orrs.w	lr, r5, r6
  405fe8:	d018      	beq.n	40601c <__aeabi_ddiv+0x114>
  405fea:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405fee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405ff2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405ff6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405ffa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405ffe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406002:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406006:	d1c0      	bne.n	405f8a <__aeabi_ddiv+0x82>
  406008:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40600c:	d10b      	bne.n	406026 <__aeabi_ddiv+0x11e>
  40600e:	ea41 0100 	orr.w	r1, r1, r0
  406012:	f04f 0000 	mov.w	r0, #0
  406016:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40601a:	e7b6      	b.n	405f8a <__aeabi_ddiv+0x82>
  40601c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406020:	bf04      	itt	eq
  406022:	4301      	orreq	r1, r0
  406024:	2000      	moveq	r0, #0
  406026:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40602a:	bf88      	it	hi
  40602c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406030:	f63f aeaf 	bhi.w	405d92 <__aeabi_dmul+0xde>
  406034:	ebb5 0c03 	subs.w	ip, r5, r3
  406038:	bf04      	itt	eq
  40603a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40603e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406042:	f150 0000 	adcs.w	r0, r0, #0
  406046:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40604a:	bd70      	pop	{r4, r5, r6, pc}
  40604c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406050:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406054:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406058:	bfc2      	ittt	gt
  40605a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40605e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406062:	bd70      	popgt	{r4, r5, r6, pc}
  406064:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406068:	f04f 0e00 	mov.w	lr, #0
  40606c:	3c01      	subs	r4, #1
  40606e:	e690      	b.n	405d92 <__aeabi_dmul+0xde>
  406070:	ea45 0e06 	orr.w	lr, r5, r6
  406074:	e68d      	b.n	405d92 <__aeabi_dmul+0xde>
  406076:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40607a:	ea94 0f0c 	teq	r4, ip
  40607e:	bf08      	it	eq
  406080:	ea95 0f0c 	teqeq	r5, ip
  406084:	f43f af3b 	beq.w	405efe <__aeabi_dmul+0x24a>
  406088:	ea94 0f0c 	teq	r4, ip
  40608c:	d10a      	bne.n	4060a4 <__aeabi_ddiv+0x19c>
  40608e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406092:	f47f af34 	bne.w	405efe <__aeabi_dmul+0x24a>
  406096:	ea95 0f0c 	teq	r5, ip
  40609a:	f47f af25 	bne.w	405ee8 <__aeabi_dmul+0x234>
  40609e:	4610      	mov	r0, r2
  4060a0:	4619      	mov	r1, r3
  4060a2:	e72c      	b.n	405efe <__aeabi_dmul+0x24a>
  4060a4:	ea95 0f0c 	teq	r5, ip
  4060a8:	d106      	bne.n	4060b8 <__aeabi_ddiv+0x1b0>
  4060aa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4060ae:	f43f aefd 	beq.w	405eac <__aeabi_dmul+0x1f8>
  4060b2:	4610      	mov	r0, r2
  4060b4:	4619      	mov	r1, r3
  4060b6:	e722      	b.n	405efe <__aeabi_dmul+0x24a>
  4060b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4060bc:	bf18      	it	ne
  4060be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4060c2:	f47f aec5 	bne.w	405e50 <__aeabi_dmul+0x19c>
  4060c6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4060ca:	f47f af0d 	bne.w	405ee8 <__aeabi_dmul+0x234>
  4060ce:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4060d2:	f47f aeeb 	bne.w	405eac <__aeabi_dmul+0x1f8>
  4060d6:	e712      	b.n	405efe <__aeabi_dmul+0x24a>

004060d8 <__gedf2>:
  4060d8:	f04f 3cff 	mov.w	ip, #4294967295
  4060dc:	e006      	b.n	4060ec <__cmpdf2+0x4>
  4060de:	bf00      	nop

004060e0 <__ledf2>:
  4060e0:	f04f 0c01 	mov.w	ip, #1
  4060e4:	e002      	b.n	4060ec <__cmpdf2+0x4>
  4060e6:	bf00      	nop

004060e8 <__cmpdf2>:
  4060e8:	f04f 0c01 	mov.w	ip, #1
  4060ec:	f84d cd04 	str.w	ip, [sp, #-4]!
  4060f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4060f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4060f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4060fc:	bf18      	it	ne
  4060fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406102:	d01b      	beq.n	40613c <__cmpdf2+0x54>
  406104:	b001      	add	sp, #4
  406106:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40610a:	bf0c      	ite	eq
  40610c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406110:	ea91 0f03 	teqne	r1, r3
  406114:	bf02      	ittt	eq
  406116:	ea90 0f02 	teqeq	r0, r2
  40611a:	2000      	moveq	r0, #0
  40611c:	4770      	bxeq	lr
  40611e:	f110 0f00 	cmn.w	r0, #0
  406122:	ea91 0f03 	teq	r1, r3
  406126:	bf58      	it	pl
  406128:	4299      	cmppl	r1, r3
  40612a:	bf08      	it	eq
  40612c:	4290      	cmpeq	r0, r2
  40612e:	bf2c      	ite	cs
  406130:	17d8      	asrcs	r0, r3, #31
  406132:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406136:	f040 0001 	orr.w	r0, r0, #1
  40613a:	4770      	bx	lr
  40613c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406140:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406144:	d102      	bne.n	40614c <__cmpdf2+0x64>
  406146:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40614a:	d107      	bne.n	40615c <__cmpdf2+0x74>
  40614c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406150:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406154:	d1d6      	bne.n	406104 <__cmpdf2+0x1c>
  406156:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40615a:	d0d3      	beq.n	406104 <__cmpdf2+0x1c>
  40615c:	f85d 0b04 	ldr.w	r0, [sp], #4
  406160:	4770      	bx	lr
  406162:	bf00      	nop

00406164 <__aeabi_cdrcmple>:
  406164:	4684      	mov	ip, r0
  406166:	4610      	mov	r0, r2
  406168:	4662      	mov	r2, ip
  40616a:	468c      	mov	ip, r1
  40616c:	4619      	mov	r1, r3
  40616e:	4663      	mov	r3, ip
  406170:	e000      	b.n	406174 <__aeabi_cdcmpeq>
  406172:	bf00      	nop

00406174 <__aeabi_cdcmpeq>:
  406174:	b501      	push	{r0, lr}
  406176:	f7ff ffb7 	bl	4060e8 <__cmpdf2>
  40617a:	2800      	cmp	r0, #0
  40617c:	bf48      	it	mi
  40617e:	f110 0f00 	cmnmi.w	r0, #0
  406182:	bd01      	pop	{r0, pc}

00406184 <__aeabi_dcmpeq>:
  406184:	f84d ed08 	str.w	lr, [sp, #-8]!
  406188:	f7ff fff4 	bl	406174 <__aeabi_cdcmpeq>
  40618c:	bf0c      	ite	eq
  40618e:	2001      	moveq	r0, #1
  406190:	2000      	movne	r0, #0
  406192:	f85d fb08 	ldr.w	pc, [sp], #8
  406196:	bf00      	nop

00406198 <__aeabi_dcmplt>:
  406198:	f84d ed08 	str.w	lr, [sp, #-8]!
  40619c:	f7ff ffea 	bl	406174 <__aeabi_cdcmpeq>
  4061a0:	bf34      	ite	cc
  4061a2:	2001      	movcc	r0, #1
  4061a4:	2000      	movcs	r0, #0
  4061a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4061aa:	bf00      	nop

004061ac <__aeabi_dcmple>:
  4061ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4061b0:	f7ff ffe0 	bl	406174 <__aeabi_cdcmpeq>
  4061b4:	bf94      	ite	ls
  4061b6:	2001      	movls	r0, #1
  4061b8:	2000      	movhi	r0, #0
  4061ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4061be:	bf00      	nop

004061c0 <__aeabi_dcmpge>:
  4061c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4061c4:	f7ff ffce 	bl	406164 <__aeabi_cdrcmple>
  4061c8:	bf94      	ite	ls
  4061ca:	2001      	movls	r0, #1
  4061cc:	2000      	movhi	r0, #0
  4061ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4061d2:	bf00      	nop

004061d4 <__aeabi_dcmpgt>:
  4061d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4061d8:	f7ff ffc4 	bl	406164 <__aeabi_cdrcmple>
  4061dc:	bf34      	ite	cc
  4061de:	2001      	movcc	r0, #1
  4061e0:	2000      	movcs	r0, #0
  4061e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4061e6:	bf00      	nop

004061e8 <__aeabi_dcmpun>:
  4061e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4061ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4061f0:	d102      	bne.n	4061f8 <__aeabi_dcmpun+0x10>
  4061f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4061f6:	d10a      	bne.n	40620e <__aeabi_dcmpun+0x26>
  4061f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4061fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406200:	d102      	bne.n	406208 <__aeabi_dcmpun+0x20>
  406202:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406206:	d102      	bne.n	40620e <__aeabi_dcmpun+0x26>
  406208:	f04f 0000 	mov.w	r0, #0
  40620c:	4770      	bx	lr
  40620e:	f04f 0001 	mov.w	r0, #1
  406212:	4770      	bx	lr

00406214 <__aeabi_d2iz>:
  406214:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406218:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40621c:	d215      	bcs.n	40624a <__aeabi_d2iz+0x36>
  40621e:	d511      	bpl.n	406244 <__aeabi_d2iz+0x30>
  406220:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406224:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406228:	d912      	bls.n	406250 <__aeabi_d2iz+0x3c>
  40622a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40622e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406232:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406236:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40623a:	fa23 f002 	lsr.w	r0, r3, r2
  40623e:	bf18      	it	ne
  406240:	4240      	negne	r0, r0
  406242:	4770      	bx	lr
  406244:	f04f 0000 	mov.w	r0, #0
  406248:	4770      	bx	lr
  40624a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40624e:	d105      	bne.n	40625c <__aeabi_d2iz+0x48>
  406250:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406254:	bf08      	it	eq
  406256:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40625a:	4770      	bx	lr
  40625c:	f04f 0000 	mov.w	r0, #0
  406260:	4770      	bx	lr
  406262:	bf00      	nop

00406264 <sysfont_glyphs>:
	...
  406284:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  406294:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  4062a4:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  4062bc:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  4062cc:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  4062dc:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  4062f4:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406304:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406314:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  40632c:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  406348:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406358:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  406368:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  406378:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  4063a0:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  4063c8:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  4063d8:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  4063fc:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  40640c:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  40641c:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  40642c:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406444:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406454:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  406464:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  40647c:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  40648c:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  40649c:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  4064b4:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  4064c4:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  4064d4:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  4064ec:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  4064fc:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  40650c:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406524:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406534:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406544:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  406560:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  406570:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  406580:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  40659c:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  4065b4:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  4065cc:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  4065dc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  4065ec:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406604:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406614:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406624:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  40663c:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  40664c:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  40665c:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406674:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406684:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406694:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  4066ac:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  4066bc:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  4066cc:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  4066e4:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4066f4:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406704:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  40671c:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  40672c:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  40673c:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406754:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406764:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406774:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  40678c:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  40679c:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  4067ac:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  4067c4:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4067d4:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  4067e4:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  4067fc:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  40680c:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  40681c:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406834:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406844:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406854:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  40686c:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  40687c:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  40688c:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  4068a4:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  4068b4:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  4068c4:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  4068dc:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  4068ec:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  4068fc:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406914:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406924:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406934:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  40695c:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  40696c:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406988:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  4069a0:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  4069b0:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  4069c0:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  4069d8:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  4069e8:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  4069f8:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406a10:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406a20:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406a30:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406a40:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406a50:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406a60:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406a70:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406a80:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406a90:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406aa0:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406ab8:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406ac8:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406ad8:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406af4:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406b10:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406b2c:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406b3c:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406b4c:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406b64:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406b80:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406b9c:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406bb8:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406bd4:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406bf0:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406c0c:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406c28:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406c38:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406c48:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406c58:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406c68:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406c78:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406c88:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406c98:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406ca8:	0000 0000 6425 6d20 0073 0000               ....%d ms...

00406cb4 <_global_impure_ptr>:
  406cb4:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  406cc4:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406cd4:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406ce4:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406cf4:	296c 0000 0030 0000                         l)..0...

00406cfc <blanks.7223>:
  406cfc:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406d0c <zeroes.7224>:
  406d0c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406d1c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  406d2c:	0000 0000                                   ....

00406d30 <__mprec_bigtens>:
  406d30:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406d40:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406d50:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406d58 <__mprec_tens>:
  406d58:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406d68:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406d78:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406d88:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406d98:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406da8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406db8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406dc8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406dd8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406de8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406df8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406e08:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406e18:	9db4 79d9 7843 44ea                         ...yCx.D

00406e20 <p05.6055>:
  406e20:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406e30:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406e3c <_ctype_>:
  406e3c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406e4c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406e5c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406e6c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406e7c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406e8c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406e9c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406eac:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406ebc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406f40 <_init>:
  406f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406f42:	bf00      	nop
  406f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406f46:	bc08      	pop	{r3}
  406f48:	469e      	mov	lr, r3
  406f4a:	4770      	bx	lr

00406f4c <__init_array_start>:
  406f4c:	004031ed 	.word	0x004031ed

00406f50 <__frame_dummy_init_array_entry>:
  406f50:	00400165                                e.@.

00406f54 <_fini>:
  406f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406f56:	bf00      	nop
  406f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406f5a:	bc08      	pop	{r3}
  406f5c:	469e      	mov	lr, r3
  406f5e:	4770      	bx	lr

00406f60 <__fini_array_start>:
  406f60:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 6264 0040 0e0a 7d20               ....db@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <_impure_ptr>:
20400020:	0028 2040 0000 0000                         (.@ ....

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0cb0 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	5929 0040 54e9 0040 0000 0000 6e3c 0040     )Y@..T@.....<n@.
20400954:	6e38 0040 6cd8 0040 6cd8 0040 6cd8 0040     8n@..l@..l@..l@.
20400964:	6cd8 0040 6cd8 0040 6cd8 0040 6cd8 0040     .l@..l@..l@..l@.
20400974:	6cd8 0040 6cd8 0040 ffff ffff ffff ffff     .l@..l@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
