$date
	Mon Aug 29 13:26:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module andgate_tb $end
$var wire 1 ! t_y $end
$var reg 1 " t_a $end
$var reg 1 # t_b $end
$scope module my_gate $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#5
1#
#10
0#
1"
#15
1!
1#
