 Timing Path to Res_reg[30]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8520 0.0000 0.0060          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9400 0.0880 0.0260 4.39613  12.9711  17.3673           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9400 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9420 0.0020 0.0260          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9930 0.0510 0.0190 0.230036 3.44779  3.67783           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  1.9930 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0310 0.0380 0.0080 0.403218 2.76208  3.1653            1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0310 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.1010 0.0700 0.0150 0.310439 2.76208  3.07252           1       100                    | 
|    i_0_1_8/CI               FA_X1    Fall  2.1010 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1740 0.0730 0.0150 0.466896 2.76208  3.22897           1       100                    | 
|    i_0_1_9/CI               FA_X1    Fall  2.1740 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2460 0.0720 0.0150 0.264048 2.76208  3.02613           1       100                    | 
|    i_0_1_10/CI              FA_X1    Fall  2.2460 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.3200 0.0740 0.0160 0.747538 2.76208  3.50962           1       100                    | 
|    i_0_1_11/CI              FA_X1    Fall  2.3200 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_11/CO              FA_X1    Fall  2.3940 0.0740 0.0160 0.622713 2.76208  3.38479           1       100                    | 
|    i_0_1_12/CI              FA_X1    Fall  2.3940 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_12/CO              FA_X1    Fall  2.4660 0.0720 0.0150 0.289907 2.57361  2.86351           1       100                    | 
|    i_0_1_75/B               XNOR2_X1 Fall  2.4660 0.0000 0.0150          2.36817                                                   | 
|    i_0_1_75/ZN              XNOR2_X1 Fall  2.5100 0.0440 0.0120 0.177229 2.57361  2.75084           1       100                    | 
|    i_0_1_74/B               XNOR2_X1 Fall  2.5100 0.0000 0.0120          2.36817                                                   | 
|    i_0_1_74/ZN              XNOR2_X1 Fall  2.5500 0.0400 0.0120 0.302038 1.57189  1.87393           1       100                    | 
|    i_0_1_73/B2              OAI21_X1 Fall  2.5500 0.0000 0.0120          1.55833                                                   | 
|    i_0_1_73/ZN              OAI21_X1 Rise  2.5800 0.0300 0.0240 0.267087 0.914139 1.18123           1       100                    | 
|    Res_reg[30]/D            DLH_X1   Rise  2.5800 0.0000 0.0240          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[30]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[30]/G                 DLH_X1    Rise  0.1350 0.0020 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1350 2.1350 | 
| time borrowed from endpoint              |  0.4450 2.5800 | 
| data required time                       |  2.5800        | 
|                                          |                | 
| data required time                       |  2.5800        | 
| data arrival time                        | -2.5800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0010 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0010 | 
| actual time borrow                0.4450 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4450 | 
--------------------------------------------


 Timing Path to Res_reg[22]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5920 0.0000 0.0090                      0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6490 0.0570 0.0250             4.28258  5.07082  9.3534            2       100      F             | 
|    multiplier/Res[24]                   Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/p_0[0]                         Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6510 0.0020 0.0250    0.0020            3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6920 0.0410 0.0120             0.168877 3.44779  3.61667           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6920 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7290 0.0370 0.0130             0.202833 3.44779  3.65063           1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7290 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7670 0.0380 0.0130             0.262671 3.44779  3.71046           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7670 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8050 0.0380 0.0120             0.169721 3.44779  3.61751           1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8050 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8420 0.0370 0.0130             0.213033 3.44779  3.66083           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8420 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8800 0.0380 0.0130             0.220392 3.44779  3.66818           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8800 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9180 0.0380 0.0120             0.179687 3.44779  3.62748           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9180 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9560 0.0380 0.0130             0.348517 3.44779  3.79631           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9560 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9940 0.0380 0.0120             0.171885 3.44779  3.61968           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9940 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0310 0.0370 0.0120             0.208183 3.44779  3.65598           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0310 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0690 0.0380 0.0130             0.483248 3.44779  3.93104           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0690 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1070 0.0380 0.0120             0.204125 3.44779  3.65192           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1070 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1450 0.0380 0.0130             0.381359 3.44779  3.82915           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1450 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1830 0.0380 0.0130             0.358855 3.44779  3.80665           1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1830 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.2210 0.0380 0.0130             0.494613 3.44779  3.94241           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.2210 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2600 0.0390 0.0130             0.580164 3.44779  4.02796           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2600 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2980 0.0380 0.0130             0.311172 3.44779  3.75896           1       100                    | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2980 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3360 0.0380 0.0130             0.463907 3.44779  3.9117            1       100                    | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3360 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3740 0.0380 0.0130             0.330775 3.44779  3.77857           1       100                    | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3740 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.4120 0.0380 0.0130             0.314969 3.44779  3.76276           1       100                    | 
|    i_0_0/i_20/B                HA_X1    Rise  2.4120 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_20/CO               HA_X1    Rise  2.4500 0.0380 0.0130             0.52376  3.44779  3.97155           1       100                    | 
|    i_0_0/i_21/B                HA_X1    Rise  2.4500 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_21/CO               HA_X1    Rise  2.4850 0.0350 0.0110             0.375784 2.41145  2.78724           1       100                    | 
|    i_0_0/i_22/B                XOR2_X1  Rise  2.4850 0.0000 0.0110                      2.36355                                                   | 
|    i_0_0/i_22/Z                XOR2_X1  Rise  2.5300 0.0450 0.0220             0.112411 1.68751  1.79992           1       100                    | 
|    i_0_0/M_resultTruncated[22]          Rise  2.5300 0.0000                                                                                       | 
|    i_0_1_63/A1                 AOI22_X1 Rise  2.5300 0.0000 0.0220                      1.68751                                                   | 
|    i_0_1_63/ZN                 AOI22_X1 Fall  2.5480 0.0180 0.0300             0.284705 1.70023  1.98494           1       100                    | 
|    i_0_1_62/A                  INV_X1   Fall  2.5480 0.0000 0.0300                      1.54936                                                   | 
|    i_0_1_62/ZN                 INV_X1   Rise  2.5660 0.0180 0.0100             0.24773  0.914139 1.16187           1       100                    | 
|    Res_reg[22]/D               DLH_X1   Rise  2.5660 0.0000 0.0100                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[22]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[22]/G                 DLH_X1    Rise  0.1390 0.0060 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1390 2.1390 | 
| time borrowed from endpoint              |  0.4270 2.5660 | 
| data required time                       |  2.5660        | 
|                                          |                | 
| data required time                       |  2.5660        | 
| data arrival time                        | -2.5660        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0050 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0050 | 
| actual time borrow                0.4270 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4270 | 
--------------------------------------------


 Timing Path to Res_reg[29]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8520 0.0000 0.0060          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9400 0.0880 0.0260 4.39613  12.9711  17.3673           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9400 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9420 0.0020 0.0260          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9930 0.0510 0.0190 0.230036 3.44779  3.67783           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  1.9930 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0310 0.0380 0.0080 0.403218 2.76208  3.1653            1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0310 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.1010 0.0700 0.0150 0.310439 2.76208  3.07252           1       100                    | 
|    i_0_1_8/CI               FA_X1    Fall  2.1010 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1740 0.0730 0.0150 0.466896 2.76208  3.22897           1       100                    | 
|    i_0_1_9/CI               FA_X1    Fall  2.1740 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2460 0.0720 0.0150 0.264048 2.76208  3.02613           1       100                    | 
|    i_0_1_10/CI              FA_X1    Fall  2.2460 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.3200 0.0740 0.0160 0.747538 2.76208  3.50962           1       100                    | 
|    i_0_1_11/CI              FA_X1    Fall  2.3200 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_11/CO              FA_X1    Fall  2.3940 0.0740 0.0160 0.622713 2.76208  3.38479           1       100                    | 
|    i_0_1_12/CI              FA_X1    Fall  2.3940 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_12/S               FA_X1    Rise  2.5080 0.1140 0.0130 0.714116 1.70023  2.41435           1       100                    | 
|    i_0_1_190/A              INV_X1   Rise  2.5080 0.0000 0.0130          1.70023                                                   | 
|    i_0_1_190/ZN             INV_X1   Fall  2.5170 0.0090 0.0050 0.264894 1.57189  1.83679           1       100                    | 
|    i_0_1_72/B2              OAI21_X1 Fall  2.5170 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_72/ZN              OAI21_X1 Rise  2.5440 0.0270 0.0240 0.258571 0.914139 1.17271           1       100                    | 
|    Res_reg[29]/D            DLH_X1   Rise  2.5440 0.0000 0.0240          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[29]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[29]/G                 DLH_X1    Rise  0.1350 0.0020 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1350 2.1350 | 
| time borrowed from endpoint              |  0.4090 2.5440 | 
| data required time                       |  2.5440        | 
|                                          |                | 
| data required time                       |  2.5440        | 
| data arrival time                        | -2.5440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0010 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0010 | 
| actual time borrow                0.4090 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4090 | 
--------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5920 0.0000 0.0090                      0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6490 0.0570 0.0250             4.28258  5.07082  9.3534            2       100      F             | 
|    multiplier/Res[24]                   Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/p_0[0]                         Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6510 0.0020 0.0250    0.0020            3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6920 0.0410 0.0120             0.168877 3.44779  3.61667           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6920 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7290 0.0370 0.0130             0.202833 3.44779  3.65063           1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7290 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7670 0.0380 0.0130             0.262671 3.44779  3.71046           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7670 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8050 0.0380 0.0120             0.169721 3.44779  3.61751           1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8050 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8420 0.0370 0.0130             0.213033 3.44779  3.66083           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8420 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8800 0.0380 0.0130             0.220392 3.44779  3.66818           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8800 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9180 0.0380 0.0120             0.179687 3.44779  3.62748           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9180 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9560 0.0380 0.0130             0.348517 3.44779  3.79631           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9560 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9940 0.0380 0.0120             0.171885 3.44779  3.61968           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9940 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0310 0.0370 0.0120             0.208183 3.44779  3.65598           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0310 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0690 0.0380 0.0130             0.483248 3.44779  3.93104           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0690 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1070 0.0380 0.0120             0.204125 3.44779  3.65192           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1070 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1450 0.0380 0.0130             0.381359 3.44779  3.82915           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1450 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1830 0.0380 0.0130             0.358855 3.44779  3.80665           1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1830 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.2210 0.0380 0.0130             0.494613 3.44779  3.94241           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.2210 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2600 0.0390 0.0130             0.580164 3.44779  4.02796           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2600 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2980 0.0380 0.0130             0.311172 3.44779  3.75896           1       100                    | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2980 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3360 0.0380 0.0130             0.463907 3.44779  3.9117            1       100                    | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3360 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3740 0.0380 0.0130             0.330775 3.44779  3.77857           1       100                    | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3740 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.4120 0.0380 0.0130             0.314969 3.44779  3.76276           1       100                    | 
|    i_0_0/i_20/B                HA_X1    Rise  2.4120 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_20/CO               HA_X1    Rise  2.4500 0.0380 0.0130             0.52376  3.44779  3.97155           1       100                    | 
|    i_0_0/i_21/B                HA_X1    Rise  2.4500 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_21/S                HA_X1    Rise  2.4970 0.0470 0.0230             0.210105 1.68751  1.89762           1       100                    | 
|    i_0_0/M_resultTruncated[21]          Rise  2.4970 0.0000                                                                                       | 
|    i_0_1_61/A1                 AOI22_X1 Rise  2.4970 0.0000 0.0230                      1.68751                                                   | 
|    i_0_1_61/ZN                 AOI22_X1 Fall  2.5160 0.0190 0.0300             0.414198 1.70023  2.11443           1       100                    | 
|    i_0_1_60/A                  INV_X1   Fall  2.5160 0.0000 0.0300                      1.54936                                                   | 
|    i_0_1_60/ZN                 INV_X1   Rise  2.5340 0.0180 0.0100             0.295686 0.914139 1.20983           1       100                    | 
|    Res_reg[21]/D               DLH_X1   Rise  2.5340 0.0000 0.0100                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[21]/G                 DLH_X1    Rise  0.1390 0.0060 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1390 2.1390 | 
| time borrowed from endpoint              |  0.3950 2.5340 | 
| data required time                       |  2.5340        | 
|                                          |                | 
| data required time                       |  2.5340        | 
| data arrival time                        | -2.5340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0050 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0050 | 
| actual time borrow                0.3950 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3950 | 
--------------------------------------------


 Timing Path to Res_reg[20]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5920 0.0000 0.0090                      0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6490 0.0570 0.0250             4.28258  5.07082  9.3534            2       100      F             | 
|    multiplier/Res[24]                   Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/p_0[0]                         Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6510 0.0020 0.0250    0.0020            3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6920 0.0410 0.0120             0.168877 3.44779  3.61667           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6920 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7290 0.0370 0.0130             0.202833 3.44779  3.65063           1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7290 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7670 0.0380 0.0130             0.262671 3.44779  3.71046           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7670 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8050 0.0380 0.0120             0.169721 3.44779  3.61751           1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8050 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8420 0.0370 0.0130             0.213033 3.44779  3.66083           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8420 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8800 0.0380 0.0130             0.220392 3.44779  3.66818           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8800 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9180 0.0380 0.0120             0.179687 3.44779  3.62748           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9180 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9560 0.0380 0.0130             0.348517 3.44779  3.79631           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9560 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9940 0.0380 0.0120             0.171885 3.44779  3.61968           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9940 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0310 0.0370 0.0120             0.208183 3.44779  3.65598           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0310 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0690 0.0380 0.0130             0.483248 3.44779  3.93104           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0690 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1070 0.0380 0.0120             0.204125 3.44779  3.65192           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1070 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1450 0.0380 0.0130             0.381359 3.44779  3.82915           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1450 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1830 0.0380 0.0130             0.358855 3.44779  3.80665           1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1830 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.2210 0.0380 0.0130             0.494613 3.44779  3.94241           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.2210 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2600 0.0390 0.0130             0.580164 3.44779  4.02796           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2600 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2980 0.0380 0.0130             0.311172 3.44779  3.75896           1       100                    | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2980 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3360 0.0380 0.0130             0.463907 3.44779  3.9117            1       100                    | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3360 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3740 0.0380 0.0130             0.330775 3.44779  3.77857           1       100                    | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3740 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.4120 0.0380 0.0130             0.314969 3.44779  3.76276           1       100                    | 
|    i_0_0/i_20/B                HA_X1    Rise  2.4120 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_20/S                HA_X1    Rise  2.4590 0.0470 0.0230             0.22203  1.68751  1.90954           1       100                    | 
|    i_0_0/M_resultTruncated[20]          Rise  2.4590 0.0000                                                                                       | 
|    i_0_1_59/A1                 AOI22_X1 Rise  2.4590 0.0000 0.0230                      1.68751                                                   | 
|    i_0_1_59/ZN                 AOI22_X1 Fall  2.4780 0.0190 0.0300             0.615062 1.70023  2.31529           1       100                    | 
|    i_0_1_58/A                  INV_X1   Fall  2.4780 0.0000 0.0300                      1.54936                                                   | 
|    i_0_1_58/ZN                 INV_X1   Rise  2.4960 0.0180 0.0100             0.271259 0.914139 1.1854            1       100                    | 
|    Res_reg[20]/D               DLH_X1   Rise  2.4960 0.0000 0.0100                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[20]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[20]/G                 DLH_X1    Rise  0.1390 0.0060 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1390 2.1390 | 
| time borrowed from endpoint              |  0.3570 2.4960 | 
| data required time                       |  2.4960        | 
|                                          |                | 
| data required time                       |  2.4960        | 
| data arrival time                        | -2.4960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0050 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0050 | 
| actual time borrow                0.3570 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3570 | 
--------------------------------------------


 Timing Path to Res_reg[28]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8520 0.0000 0.0060          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9400 0.0880 0.0260 4.39613  12.9711  17.3673           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9400 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9420 0.0020 0.0260          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9930 0.0510 0.0190 0.230036 3.44779  3.67783           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  1.9930 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0310 0.0380 0.0080 0.403218 2.76208  3.1653            1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0310 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.1010 0.0700 0.0150 0.310439 2.76208  3.07252           1       100                    | 
|    i_0_1_8/CI               FA_X1    Fall  2.1010 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1740 0.0730 0.0150 0.466896 2.76208  3.22897           1       100                    | 
|    i_0_1_9/CI               FA_X1    Fall  2.1740 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2460 0.0720 0.0150 0.264048 2.76208  3.02613           1       100                    | 
|    i_0_1_10/CI              FA_X1    Fall  2.2460 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.3200 0.0740 0.0160 0.747538 2.76208  3.50962           1       100                    | 
|    i_0_1_11/CI              FA_X1    Fall  2.3200 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_11/S               FA_X1    Rise  2.4330 0.1130 0.0120 0.34936  1.70023  2.04959           1       100                    | 
|    i_0_1_191/A              INV_X1   Rise  2.4330 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_191/ZN             INV_X1   Fall  2.4410 0.0080 0.0050 0.348618 1.57189  1.92051           1       100                    | 
|    i_0_1_71/B2              OAI21_X1 Fall  2.4410 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_71/ZN              OAI21_X1 Rise  2.4680 0.0270 0.0230 0.209213 0.914139 1.12335           1       100                    | 
|    Res_reg[28]/D            DLH_X1   Rise  2.4680 0.0000 0.0230          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[28]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[28]/G                 DLH_X1    Rise  0.1350 0.0020 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1350 2.1350 | 
| time borrowed from endpoint              |  0.3330 2.4680 | 
| data required time                       |  2.4680        | 
|                                          |                | 
| data required time                       |  2.4680        | 
| data arrival time                        | -2.4680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0010 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0010 | 
| actual time borrow                0.3330 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3330 | 
--------------------------------------------


 Timing Path to Res_reg[19]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5920 0.0000 0.0090                      0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6490 0.0570 0.0250             4.28258  5.07082  9.3534            2       100      F             | 
|    multiplier/Res[24]                   Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/p_0[0]                         Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6510 0.0020 0.0250    0.0020            3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6920 0.0410 0.0120             0.168877 3.44779  3.61667           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6920 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7290 0.0370 0.0130             0.202833 3.44779  3.65063           1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7290 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7670 0.0380 0.0130             0.262671 3.44779  3.71046           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7670 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8050 0.0380 0.0120             0.169721 3.44779  3.61751           1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8050 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8420 0.0370 0.0130             0.213033 3.44779  3.66083           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8420 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8800 0.0380 0.0130             0.220392 3.44779  3.66818           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8800 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9180 0.0380 0.0120             0.179687 3.44779  3.62748           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9180 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9560 0.0380 0.0130             0.348517 3.44779  3.79631           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9560 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9940 0.0380 0.0120             0.171885 3.44779  3.61968           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9940 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0310 0.0370 0.0120             0.208183 3.44779  3.65598           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0310 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0690 0.0380 0.0130             0.483248 3.44779  3.93104           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0690 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1070 0.0380 0.0120             0.204125 3.44779  3.65192           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1070 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1450 0.0380 0.0130             0.381359 3.44779  3.82915           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1450 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1830 0.0380 0.0130             0.358855 3.44779  3.80665           1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1830 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.2210 0.0380 0.0130             0.494613 3.44779  3.94241           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.2210 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2600 0.0390 0.0130             0.580164 3.44779  4.02796           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2600 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2980 0.0380 0.0130             0.311172 3.44779  3.75896           1       100                    | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2980 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3360 0.0380 0.0130             0.463907 3.44779  3.9117            1       100                    | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3360 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3740 0.0380 0.0130             0.330775 3.44779  3.77857           1       100                    | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3740 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_19/S                HA_X1    Rise  2.4210 0.0470 0.0230             0.286629 1.68751  1.97414           1       100                    | 
|    i_0_0/M_resultTruncated[19]          Rise  2.4210 0.0000                                                                                       | 
|    i_0_1_57/A1                 AOI22_X1 Rise  2.4210 0.0000 0.0230                      1.68751                                                   | 
|    i_0_1_57/ZN                 AOI22_X1 Fall  2.4390 0.0180 0.0300             0.277322 1.70023  1.97755           1       100                    | 
|    i_0_1_56/A                  INV_X1   Fall  2.4390 0.0000 0.0300                      1.54936                                                   | 
|    i_0_1_56/ZN                 INV_X1   Rise  2.4580 0.0190 0.0110             0.43128  0.914139 1.34542           1       100                    | 
|    Res_reg[19]/D               DLH_X1   Rise  2.4580 0.0000 0.0110                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[19]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[19]/G                 DLH_X1    Rise  0.1380 0.0050 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1380 2.1380 | 
| time borrowed from endpoint              |  0.3200 2.4580 | 
| data required time                       |  2.4580        | 
|                                          |                | 
| data required time                       |  2.4580        | 
| data arrival time                        | -2.4580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0080 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0060 | 
| user max time borrow              1.0080 | 
| allowed time borrow               1.0060 | 
| actual time borrow                0.3200 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3200 | 
--------------------------------------------


 Timing Path to Res_reg[18]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5920 0.0000 0.0090                      0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6490 0.0570 0.0250             4.28258  5.07082  9.3534            2       100      F             | 
|    multiplier/Res[24]                   Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/p_0[0]                         Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6510 0.0020 0.0250    0.0020            3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6920 0.0410 0.0120             0.168877 3.44779  3.61667           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6920 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7290 0.0370 0.0130             0.202833 3.44779  3.65063           1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7290 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7670 0.0380 0.0130             0.262671 3.44779  3.71046           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7670 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8050 0.0380 0.0120             0.169721 3.44779  3.61751           1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8050 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8420 0.0370 0.0130             0.213033 3.44779  3.66083           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8420 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8800 0.0380 0.0130             0.220392 3.44779  3.66818           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8800 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9180 0.0380 0.0120             0.179687 3.44779  3.62748           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9180 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9560 0.0380 0.0130             0.348517 3.44779  3.79631           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9560 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9940 0.0380 0.0120             0.171885 3.44779  3.61968           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9940 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0310 0.0370 0.0120             0.208183 3.44779  3.65598           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0310 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0690 0.0380 0.0130             0.483248 3.44779  3.93104           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0690 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1070 0.0380 0.0120             0.204125 3.44779  3.65192           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1070 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1450 0.0380 0.0130             0.381359 3.44779  3.82915           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1450 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1830 0.0380 0.0130             0.358855 3.44779  3.80665           1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1830 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.2210 0.0380 0.0130             0.494613 3.44779  3.94241           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.2210 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2600 0.0390 0.0130             0.580164 3.44779  4.02796           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2600 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2980 0.0380 0.0130             0.311172 3.44779  3.75896           1       100                    | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2980 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3360 0.0380 0.0130             0.463907 3.44779  3.9117            1       100                    | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3360 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_18/S                HA_X1    Rise  2.3840 0.0480 0.0230             0.320929 1.68751  2.00844           1       100                    | 
|    i_0_0/M_resultTruncated[18]          Rise  2.3840 0.0000                                                                                       | 
|    i_0_1_55/A1                 AOI22_X1 Rise  2.3840 0.0000 0.0230                      1.68751                                                   | 
|    i_0_1_55/ZN                 AOI22_X1 Fall  2.4030 0.0190 0.0300             0.386484 1.70023  2.08671           1       100                    | 
|    i_0_1_54/A                  INV_X1   Fall  2.4030 0.0000 0.0300                      1.54936                                                   | 
|    i_0_1_54/ZN                 INV_X1   Rise  2.4220 0.0190 0.0100             0.389343 0.914139 1.30348           1       100                    | 
|    Res_reg[18]/D               DLH_X1   Rise  2.4220 0.0000 0.0100                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[18]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[18]/G                 DLH_X1    Rise  0.1380 0.0050 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1380 2.1380 | 
| time borrowed from endpoint              |  0.2840 2.4220 | 
| data required time                       |  2.4220        | 
|                                          |                | 
| data required time                       |  2.4220        | 
| data arrival time                        | -2.4220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0080 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0060 | 
| user max time borrow              1.0080 | 
| allowed time borrow               1.0060 | 
| actual time borrow                0.2840 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.2840 | 
--------------------------------------------


 Timing Path to Res_reg[27]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8520 0.0000 0.0060          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9400 0.0880 0.0260 4.39613  12.9711  17.3673           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9400 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9420 0.0020 0.0260          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9930 0.0510 0.0190 0.230036 3.44779  3.67783           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  1.9930 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0310 0.0380 0.0080 0.403218 2.76208  3.1653            1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0310 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.1010 0.0700 0.0150 0.310439 2.76208  3.07252           1       100                    | 
|    i_0_1_8/CI               FA_X1    Fall  2.1010 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1740 0.0730 0.0150 0.466896 2.76208  3.22897           1       100                    | 
|    i_0_1_9/CI               FA_X1    Fall  2.1740 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2460 0.0720 0.0150 0.264048 2.76208  3.02613           1       100                    | 
|    i_0_1_10/CI              FA_X1    Fall  2.2460 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_10/S               FA_X1    Rise  2.3580 0.1120 0.0120 0.203947 1.70023  1.90418           1       100                    | 
|    i_0_1_192/A              INV_X1   Rise  2.3580 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_192/ZN             INV_X1   Fall  2.3660 0.0080 0.0050 0.131403 1.57189  1.7033            1       100                    | 
|    i_0_1_70/B2              OAI21_X1 Fall  2.3660 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_70/ZN              OAI21_X1 Rise  2.3940 0.0280 0.0240 0.430966 0.914139 1.34511           1       100                    | 
|    Res_reg[27]/D            DLH_X1   Rise  2.3940 0.0000 0.0240          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[27]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[27]/G                 DLH_X1    Rise  0.1350 0.0020 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1350 2.1350 | 
| time borrowed from endpoint              |  0.2590 2.3940 | 
| data required time                       |  2.3940        | 
|                                          |                | 
| data required time                       |  2.3940        | 
| data arrival time                        | -2.3940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0010 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0010 | 
| actual time borrow                0.2590 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.2590 | 
--------------------------------------------


 Timing Path to Res_reg[17]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5920 0.0000 0.0090                      0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6490 0.0570 0.0250             4.28258  5.07082  9.3534            2       100      F             | 
|    multiplier/Res[24]                   Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/p_0[0]                         Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6510 0.0020 0.0250    0.0020            3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6920 0.0410 0.0120             0.168877 3.44779  3.61667           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6920 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7290 0.0370 0.0130             0.202833 3.44779  3.65063           1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7290 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7670 0.0380 0.0130             0.262671 3.44779  3.71046           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7670 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8050 0.0380 0.0120             0.169721 3.44779  3.61751           1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8050 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8420 0.0370 0.0130             0.213033 3.44779  3.66083           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8420 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8800 0.0380 0.0130             0.220392 3.44779  3.66818           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8800 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9180 0.0380 0.0120             0.179687 3.44779  3.62748           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9180 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9560 0.0380 0.0130             0.348517 3.44779  3.79631           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9560 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9940 0.0380 0.0120             0.171885 3.44779  3.61968           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9940 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0310 0.0370 0.0120             0.208183 3.44779  3.65598           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0310 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0690 0.0380 0.0130             0.483248 3.44779  3.93104           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0690 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1070 0.0380 0.0120             0.204125 3.44779  3.65192           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1070 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1450 0.0380 0.0130             0.381359 3.44779  3.82915           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1450 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1830 0.0380 0.0130             0.358855 3.44779  3.80665           1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1830 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.2210 0.0380 0.0130             0.494613 3.44779  3.94241           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.2210 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2600 0.0390 0.0130             0.580164 3.44779  4.02796           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2600 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2980 0.0380 0.0130             0.311172 3.44779  3.75896           1       100                    | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2980 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_17/S                HA_X1    Rise  2.3450 0.0470 0.0230             0.198578 1.68751  1.88609           1       100                    | 
|    i_0_0/M_resultTruncated[17]          Rise  2.3450 0.0000                                                                                       | 
|    i_0_1_53/A1                 AOI22_X1 Rise  2.3450 0.0000 0.0230                      1.68751                                                   | 
|    i_0_1_53/ZN                 AOI22_X1 Fall  2.3640 0.0190 0.0300             0.364468 1.70023  2.0647            1       100                    | 
|    i_0_1_52/A                  INV_X1   Fall  2.3640 0.0000 0.0300                      1.54936                                                   | 
|    i_0_1_52/ZN                 INV_X1   Rise  2.3820 0.0180 0.0100             0.300276 0.914139 1.21442           1       100                    | 
|    Res_reg[17]/D               DLH_X1   Rise  2.3820 0.0000 0.0100                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[17]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[17]/G                 DLH_X1    Rise  0.1380 0.0050 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1380 2.1380 | 
| time borrowed from endpoint              |  0.2440 2.3820 | 
| data required time                       |  2.3820        | 
|                                          |                | 
| data required time                       |  2.3820        | 
| data arrival time                        | -2.3820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0050 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0050 | 
| actual time borrow                0.2440 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.2440 | 
--------------------------------------------


 Timing Path to Res_reg[16]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5920 0.0000 0.0090                      0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6490 0.0570 0.0250             4.28258  5.07082  9.3534            2       100      F             | 
|    multiplier/Res[24]                   Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/p_0[0]                         Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6510 0.0020 0.0250    0.0020            3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6920 0.0410 0.0120             0.168877 3.44779  3.61667           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6920 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7290 0.0370 0.0130             0.202833 3.44779  3.65063           1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7290 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7670 0.0380 0.0130             0.262671 3.44779  3.71046           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7670 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8050 0.0380 0.0120             0.169721 3.44779  3.61751           1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8050 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8420 0.0370 0.0130             0.213033 3.44779  3.66083           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8420 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8800 0.0380 0.0130             0.220392 3.44779  3.66818           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8800 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9180 0.0380 0.0120             0.179687 3.44779  3.62748           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9180 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9560 0.0380 0.0130             0.348517 3.44779  3.79631           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9560 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9940 0.0380 0.0120             0.171885 3.44779  3.61968           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9940 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0310 0.0370 0.0120             0.208183 3.44779  3.65598           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0310 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0690 0.0380 0.0130             0.483248 3.44779  3.93104           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0690 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1070 0.0380 0.0120             0.204125 3.44779  3.65192           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1070 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1450 0.0380 0.0130             0.381359 3.44779  3.82915           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1450 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1830 0.0380 0.0130             0.358855 3.44779  3.80665           1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1830 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.2210 0.0380 0.0130             0.494613 3.44779  3.94241           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.2210 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2600 0.0390 0.0130             0.580164 3.44779  4.02796           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2600 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_16/S                HA_X1    Rise  2.3070 0.0470 0.0230             0.28351  1.68751  1.97102           1       100                    | 
|    i_0_0/M_resultTruncated[16]          Rise  2.3070 0.0000                                                                                       | 
|    i_0_1_51/A1                 AOI22_X1 Rise  2.3070 0.0000 0.0230                      1.68751                                                   | 
|    i_0_1_51/ZN                 AOI22_X1 Fall  2.3250 0.0180 0.0290             0.183966 1.70023  1.8842            1       100                    | 
|    i_0_1_50/A                  INV_X1   Fall  2.3250 0.0000 0.0290                      1.54936                                                   | 
|    i_0_1_50/ZN                 INV_X1   Rise  2.3430 0.0180 0.0100             0.200219 0.914139 1.11436           1       100                    | 
|    Res_reg[16]/D               DLH_X1   Rise  2.3430 0.0000 0.0100                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[16]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[16]/G                 DLH_X1    Rise  0.1380 0.0050 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1380 2.1380 | 
| time borrowed from endpoint              |  0.2050 2.3430 | 
| data required time                       |  2.3430        | 
|                                          |                | 
| data required time                       |  2.3430        | 
| data arrival time                        | -2.3430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0050 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0050 | 
| actual time borrow                0.2050 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.2050 | 
--------------------------------------------


 Timing Path to Res_reg[26]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[26] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8520 0.0000 0.0060          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9400 0.0880 0.0260 4.39613  12.9711  17.3673           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9400 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9420 0.0020 0.0260          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9930 0.0510 0.0190 0.230036 3.44779  3.67783           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  1.9930 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0310 0.0380 0.0080 0.403218 2.76208  3.1653            1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0310 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.1010 0.0700 0.0150 0.310439 2.76208  3.07252           1       100                    | 
|    i_0_1_8/CI               FA_X1    Fall  2.1010 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1740 0.0730 0.0150 0.466896 2.76208  3.22897           1       100                    | 
|    i_0_1_9/CI               FA_X1    Fall  2.1740 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_9/S                FA_X1    Rise  2.2860 0.1120 0.0110 0.144634 1.70023  1.84486           1       100                    | 
|    i_0_1_193/A              INV_X1   Rise  2.2860 0.0000 0.0110          1.70023                                                   | 
|    i_0_1_193/ZN             INV_X1   Fall  2.2940 0.0080 0.0050 0.246346 1.57189  1.81824           1       100                    | 
|    i_0_1_69/B2              OAI21_X1 Fall  2.2940 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_69/ZN              OAI21_X1 Rise  2.3210 0.0270 0.0240 0.246373 0.914139 1.16051           1       100                    | 
|    Res_reg[26]/D            DLH_X1   Rise  2.3210 0.0000 0.0240          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[26]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[26]/G                 DLH_X1    Rise  0.1350 0.0020 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1350 2.1350 | 
| time borrowed from endpoint              |  0.1860 2.3210 | 
| data required time                       |  2.3210        | 
|                                          |                | 
| data required time                       |  2.3210        | 
| data arrival time                        | -2.3210        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0010 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0010 | 
| actual time borrow                0.1860 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.1860 | 
--------------------------------------------


 Timing Path to Res_reg[15]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5920 0.0000 0.0090                      0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6490 0.0570 0.0250             4.28258  5.07082  9.3534            2       100      F             | 
|    multiplier/Res[24]                   Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/p_0[0]                         Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6510 0.0020 0.0250    0.0020            3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6920 0.0410 0.0120             0.168877 3.44779  3.61667           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6920 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7290 0.0370 0.0130             0.202833 3.44779  3.65063           1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7290 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7670 0.0380 0.0130             0.262671 3.44779  3.71046           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7670 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8050 0.0380 0.0120             0.169721 3.44779  3.61751           1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8050 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8420 0.0370 0.0130             0.213033 3.44779  3.66083           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8420 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8800 0.0380 0.0130             0.220392 3.44779  3.66818           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8800 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9180 0.0380 0.0120             0.179687 3.44779  3.62748           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9180 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9560 0.0380 0.0130             0.348517 3.44779  3.79631           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9560 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9940 0.0380 0.0120             0.171885 3.44779  3.61968           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9940 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0310 0.0370 0.0120             0.208183 3.44779  3.65598           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0310 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0690 0.0380 0.0130             0.483248 3.44779  3.93104           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0690 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1070 0.0380 0.0120             0.204125 3.44779  3.65192           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1070 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1450 0.0380 0.0130             0.381359 3.44779  3.82915           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1450 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1830 0.0380 0.0130             0.358855 3.44779  3.80665           1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1830 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.2210 0.0380 0.0130             0.494613 3.44779  3.94241           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.2210 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_15/S                HA_X1    Rise  2.2680 0.0470 0.0230             0.245805 1.68751  1.93332           1       100                    | 
|    i_0_0/M_resultTruncated[15]          Rise  2.2680 0.0000                                                                                       | 
|    i_0_1_49/A1                 AOI22_X1 Rise  2.2680 0.0000 0.0230                      1.68751                                                   | 
|    i_0_1_49/ZN                 AOI22_X1 Fall  2.2860 0.0180 0.0290             0.174272 1.70023  1.8745            1       100                    | 
|    i_0_1_48/A                  INV_X1   Fall  2.2860 0.0000 0.0290                      1.54936                                                   | 
|    i_0_1_48/ZN                 INV_X1   Rise  2.3030 0.0170 0.0100             0.180919 0.914139 1.09506           1       100                    | 
|    Res_reg[15]/D               DLH_X1   Rise  2.3030 0.0000 0.0100                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[15]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[15]/G                 DLH_X1    Rise  0.1380 0.0050 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1380 2.1380 | 
| time borrowed from endpoint              |  0.1650 2.3030 | 
| data required time                       |  2.3030        | 
|                                          |                | 
| data required time                       |  2.3030        | 
| data arrival time                        | -2.3030        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0050 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0050 | 
| actual time borrow                0.1650 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.1650 | 
--------------------------------------------


 Timing Path to Res_reg[14]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5920 0.0000 0.0090                      0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6490 0.0570 0.0250             4.28258  5.07082  9.3534            2       100      F             | 
|    multiplier/Res[24]                   Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/p_0[0]                         Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6510 0.0020 0.0250    0.0020            3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6920 0.0410 0.0120             0.168877 3.44779  3.61667           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6920 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7290 0.0370 0.0130             0.202833 3.44779  3.65063           1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7290 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7670 0.0380 0.0130             0.262671 3.44779  3.71046           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7670 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8050 0.0380 0.0120             0.169721 3.44779  3.61751           1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8050 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8420 0.0370 0.0130             0.213033 3.44779  3.66083           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8420 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8800 0.0380 0.0130             0.220392 3.44779  3.66818           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8800 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9180 0.0380 0.0120             0.179687 3.44779  3.62748           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9180 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9560 0.0380 0.0130             0.348517 3.44779  3.79631           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9560 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9940 0.0380 0.0120             0.171885 3.44779  3.61968           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9940 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0310 0.0370 0.0120             0.208183 3.44779  3.65598           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0310 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0690 0.0380 0.0130             0.483248 3.44779  3.93104           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0690 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1070 0.0380 0.0120             0.204125 3.44779  3.65192           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1070 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1450 0.0380 0.0130             0.381359 3.44779  3.82915           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1450 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1830 0.0380 0.0130             0.358855 3.44779  3.80665           1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1830 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_14/S                HA_X1    Rise  2.2300 0.0470 0.0220             0.157494 1.68751  1.84501           1       100                    | 
|    i_0_0/M_resultTruncated[14]          Rise  2.2300 0.0000                                                                                       | 
|    i_0_1_47/A1                 AOI22_X1 Rise  2.2300 0.0000 0.0220                      1.68751                                                   | 
|    i_0_1_47/ZN                 AOI22_X1 Fall  2.2480 0.0180 0.0300             0.348734 1.70023  2.04896           1       100                    | 
|    i_0_1_46/A                  INV_X1   Fall  2.2480 0.0000 0.0300                      1.54936                                                   | 
|    i_0_1_46/ZN                 INV_X1   Rise  2.2660 0.0180 0.0100             0.223675 0.914139 1.13781           1       100                    | 
|    Res_reg[14]/D               DLH_X1   Rise  2.2660 0.0000 0.0100                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[14]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[14]/G                 DLH_X1    Rise  0.1370 0.0040 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1370 2.1370 | 
| time borrowed from endpoint              |  0.1290 2.2660 | 
| data required time                       |  2.2660        | 
|                                          |                | 
| data required time                       |  2.2660        | 
| data arrival time                        | -2.2660        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0080 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0060 | 
| user max time borrow              1.0080 | 
| allowed time borrow               1.0060 | 
| actual time borrow                0.1290 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.1290 | 
--------------------------------------------


 Timing Path to Res_reg[25]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8520 0.0000 0.0060          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9400 0.0880 0.0260 4.39613  12.9711  17.3673           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9400 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9420 0.0020 0.0260          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9930 0.0510 0.0190 0.230036 3.44779  3.67783           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  1.9930 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0310 0.0380 0.0080 0.403218 2.76208  3.1653            1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0310 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.1010 0.0700 0.0150 0.310439 2.76208  3.07252           1       100                    | 
|    i_0_1_8/CI               FA_X1    Fall  2.1010 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/S                FA_X1    Rise  2.2140 0.1130 0.0120 0.375185 1.70023  2.07542           1       100                    | 
|    i_0_1_194/A              INV_X1   Rise  2.2140 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_194/ZN             INV_X1   Fall  2.2220 0.0080 0.0050 0.32358  1.57189  1.89547           1       100                    | 
|    i_0_1_68/B2              OAI21_X1 Fall  2.2220 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_68/ZN              OAI21_X1 Rise  2.2500 0.0280 0.0240 0.3432   0.914139 1.25734           1       100                    | 
|    Res_reg[25]/D            DLH_X1   Rise  2.2500 0.0000 0.0240          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[25]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[25]/G                 DLH_X1    Rise  0.1360 0.0030 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1360 2.1360 | 
| time borrowed from endpoint              |  0.1140 2.2500 | 
| data required time                       |  2.2500        | 
|                                          |                | 
| data required time                       |  2.2500        | 
| data arrival time                        | -2.2500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0010 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0010 | 
| actual time borrow                0.1140 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.1140 | 
--------------------------------------------


 Timing Path to Res_reg[13]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5920 0.0000 0.0090                      0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6490 0.0570 0.0250             4.28258  5.07082  9.3534            2       100      F             | 
|    multiplier/Res[24]                   Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/p_0[0]                         Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6510 0.0020 0.0250    0.0020            3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6920 0.0410 0.0120             0.168877 3.44779  3.61667           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6920 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7290 0.0370 0.0130             0.202833 3.44779  3.65063           1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7290 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7670 0.0380 0.0130             0.262671 3.44779  3.71046           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7670 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8050 0.0380 0.0120             0.169721 3.44779  3.61751           1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8050 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8420 0.0370 0.0130             0.213033 3.44779  3.66083           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8420 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8800 0.0380 0.0130             0.220392 3.44779  3.66818           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8800 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9180 0.0380 0.0120             0.179687 3.44779  3.62748           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9180 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9560 0.0380 0.0130             0.348517 3.44779  3.79631           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9560 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9940 0.0380 0.0120             0.171885 3.44779  3.61968           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9940 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0310 0.0370 0.0120             0.208183 3.44779  3.65598           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0310 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0690 0.0380 0.0130             0.483248 3.44779  3.93104           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0690 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1070 0.0380 0.0120             0.204125 3.44779  3.65192           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1070 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1450 0.0380 0.0130             0.381359 3.44779  3.82915           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1450 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_13/S                HA_X1    Rise  2.1920 0.0470 0.0230             0.245164 1.68751  1.93268           1       100                    | 
|    i_0_0/M_resultTruncated[13]          Rise  2.1920 0.0000                                                                                       | 
|    i_0_1_45/A1                 AOI22_X1 Rise  2.1920 0.0000 0.0230                      1.68751                                                   | 
|    i_0_1_45/ZN                 AOI22_X1 Fall  2.2100 0.0180 0.0290             0.187267 1.70023  1.8875            1       100                    | 
|    i_0_1_44/A                  INV_X1   Fall  2.2100 0.0000 0.0290                      1.54936                                                   | 
|    i_0_1_44/ZN                 INV_X1   Rise  2.2280 0.0180 0.0100             0.250991 0.914139 1.16513           1       100                    | 
|    Res_reg[13]/D               DLH_X1   Rise  2.2280 0.0000 0.0100                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[13]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[13]/G                 DLH_X1    Rise  0.1370 0.0040 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1370 2.1370 | 
| time borrowed from endpoint              |  0.0910 2.2280 | 
| data required time                       |  2.2280        | 
|                                          |                | 
| data required time                       |  2.2280        | 
| data arrival time                        | -2.2280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0050 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0050 | 
| actual time borrow                0.0910 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.0910 | 
--------------------------------------------


 Timing Path to Res_reg[12]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5920 0.0000 0.0090                      0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6490 0.0570 0.0250             4.28258  5.07082  9.3534            2       100      F             | 
|    multiplier/Res[24]                   Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/p_0[0]                         Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6510 0.0020 0.0250    0.0020            3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6920 0.0410 0.0120             0.168877 3.44779  3.61667           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6920 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7290 0.0370 0.0130             0.202833 3.44779  3.65063           1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7290 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7670 0.0380 0.0130             0.262671 3.44779  3.71046           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7670 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8050 0.0380 0.0120             0.169721 3.44779  3.61751           1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8050 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8420 0.0370 0.0130             0.213033 3.44779  3.66083           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8420 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8800 0.0380 0.0130             0.220392 3.44779  3.66818           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8800 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9180 0.0380 0.0120             0.179687 3.44779  3.62748           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9180 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9560 0.0380 0.0130             0.348517 3.44779  3.79631           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9560 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9940 0.0380 0.0120             0.171885 3.44779  3.61968           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9940 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0310 0.0370 0.0120             0.208183 3.44779  3.65598           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0310 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0690 0.0380 0.0130             0.483248 3.44779  3.93104           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0690 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1070 0.0380 0.0120             0.204125 3.44779  3.65192           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1070 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_12/S                HA_X1    Rise  2.1540 0.0470 0.0230             0.241289 1.68751  1.9288            1       100                    | 
|    i_0_0/M_resultTruncated[12]          Rise  2.1540 0.0000                                                                                       | 
|    i_0_1_43/A1                 AOI22_X1 Rise  2.1540 0.0000 0.0230                      1.68751                                                   | 
|    i_0_1_43/ZN                 AOI22_X1 Fall  2.1720 0.0180 0.0300             0.232191 1.70023  1.93242           1       100                    | 
|    i_0_1_42/A                  INV_X1   Fall  2.1720 0.0000 0.0300                      1.54936                                                   | 
|    i_0_1_42/ZN                 INV_X1   Rise  2.1900 0.0180 0.0100             0.30347  0.914139 1.21761           1       100                    | 
|    Res_reg[12]/D               DLH_X1   Rise  2.1900 0.0000 0.0100                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[12]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[12]/G                 DLH_X1    Rise  0.1370 0.0040 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1370 2.1370 | 
| time borrowed from endpoint              |  0.0530 2.1900 | 
| data required time                       |  2.1900        | 
|                                          |                | 
| data required time                       |  2.1900        | 
| data arrival time                        | -2.1900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0050 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0050 | 
| actual time borrow                0.0530 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.0530 | 
--------------------------------------------


 Timing Path to Res_reg[24]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8520 0.0000 0.0060          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9400 0.0880 0.0260 4.39613  12.9711  17.3673           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9400 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9420 0.0020 0.0260          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9930 0.0510 0.0190 0.230036 3.44779  3.67783           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  1.9930 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0310 0.0380 0.0080 0.403218 2.76208  3.1653            1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0310 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/S                FA_X1    Rise  2.1410 0.1100 0.0110 0.121183 1.70023  1.82141           1       100                    | 
|    i_0_1_195/A              INV_X1   Rise  2.1410 0.0000 0.0110          1.70023                                                   | 
|    i_0_1_195/ZN             INV_X1   Fall  2.1490 0.0080 0.0050 0.266953 1.57189  1.83885           1       100                    | 
|    i_0_1_67/B2              OAI21_X1 Fall  2.1490 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_67/ZN              OAI21_X1 Rise  2.1760 0.0270 0.0240 0.278636 0.914139 1.19278           1       100                    | 
|    Res_reg[24]/D            DLH_X1   Rise  2.1760 0.0000 0.0240          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[24]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[24]/G                 DLH_X1    Rise  0.1360 0.0030 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1360 2.1360 | 
| time borrowed from endpoint              |  0.0400 2.1760 | 
| data required time                       |  2.1760        | 
|                                          |                | 
| data required time                       |  2.1760        | 
| data arrival time                        | -2.1760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0010 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0010 | 
| actual time borrow                0.0400 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.0400 | 
--------------------------------------------


 Timing Path to Res_reg[11]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5920 0.0000 0.0090                      0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.6490 0.0570 0.0250             4.28258  5.07082  9.3534            2       100      F             | 
|    multiplier/Res[24]                   Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/p_0[0]                         Rise  1.6490 0.0000                                                                                       | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.6510 0.0020 0.0250    0.0020            3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6920 0.0410 0.0120             0.168877 3.44779  3.61667           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6920 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.7290 0.0370 0.0130             0.202833 3.44779  3.65063           1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.7290 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7670 0.0380 0.0130             0.262671 3.44779  3.71046           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7670 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8050 0.0380 0.0120             0.169721 3.44779  3.61751           1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8050 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8420 0.0370 0.0130             0.213033 3.44779  3.66083           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8420 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8800 0.0380 0.0130             0.220392 3.44779  3.66818           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8800 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.9180 0.0380 0.0120             0.179687 3.44779  3.62748           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.9180 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9560 0.0380 0.0130             0.348517 3.44779  3.79631           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9560 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9940 0.0380 0.0120             0.171885 3.44779  3.61968           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9940 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0310 0.0370 0.0120             0.208183 3.44779  3.65598           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0310 0.0000 0.0120                      3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0690 0.0380 0.0130             0.483248 3.44779  3.93104           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0690 0.0000 0.0130                      3.44779                                                   | 
|    i_0_0/i_11/S                HA_X1    Rise  2.1170 0.0480 0.0240             0.386006 1.68751  2.07352           1       100                    | 
|    i_0_0/M_resultTruncated[11]          Rise  2.1170 0.0000                                                                                       | 
|    i_0_1_41/A1                 AOI22_X1 Rise  2.1170 0.0000 0.0240                      1.68751                                                   | 
|    i_0_1_41/ZN                 AOI22_X1 Fall  2.1350 0.0180 0.0290             0.227811 1.70023  1.92804           1       100                    | 
|    i_0_1_40/A                  INV_X1   Fall  2.1350 0.0000 0.0290                      1.54936                                                   | 
|    i_0_1_40/ZN                 INV_X1   Rise  2.1530 0.0180 0.0100             0.243234 0.914139 1.15737           1       100                    | 
|    Res_reg[11]/D               DLH_X1   Rise  2.1530 0.0000 0.0100                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[11]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[11]/G                 DLH_X1    Rise  0.1370 0.0040 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1370 2.1370 | 
| time borrowed from endpoint              |  0.0160 2.1530 | 
| data required time                       |  2.1530        | 
|                                          |                | 
| data required time                       |  2.1530        | 
| data arrival time                        | -2.1530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0070 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0050 | 
| user max time borrow              1.0070 | 
| allowed time borrow               1.0050 | 
| actual time borrow                0.0160 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.0160 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[45]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[45] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120                      5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090             0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150             2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150                      5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100             0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100                      5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130             0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_40/A2                 NOR2_X2   Fall  0.5230 0.0000 0.0130                      3.17833                                                   | 
|    multiplier/i_2/i_40/ZN                 NOR2_X2   Rise  0.5570 0.0340 0.0270             0.325517 4.83664  5.16215           2       100                    | 
|    multiplier/i_2/i_43/A                  INV_X1    Rise  0.5570 0.0000 0.0270                      1.70023                                                   | 
|    multiplier/i_2/i_43/ZN                 INV_X1    Fall  0.5770 0.0200 0.0120             0.409842 6.40188  6.81172           1       100                    | 
|    multiplier/i_2/i_41/B1                 AOI21_X4  Fall  0.5770 0.0000 0.0120                      5.61309                                                   | 
|    multiplier/i_2/i_41/ZN                 AOI21_X4  Rise  0.6310 0.0540 0.0480             6.74993  20.9855  27.7354           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[21]           Rise  0.6310 0.0000                                                                                       | 
|    multiplier/i_0_721/A                   INV_X2    Rise  0.6320 0.0010 0.0480                      3.25089                                                   | 
|    multiplier/i_0_721/ZN                  INV_X2    Fall  0.6700 0.0380 0.0240             8.82508  20.4803  29.3054           13      100                    | 
|    multiplier/i_0_20/B1                   OAI222_X1 Fall  0.6710 0.0010 0.0240                      1.42362                                                   | 
|    multiplier/i_0_20/ZN                   OAI222_X1 Rise  0.7260 0.0550 0.0590             0.340385 2.76208  3.10246           1       100                    | 
|    multiplier/i_53/p_15[22]                         Rise  0.7260 0.0000                                                                                       | 
|    multiplier/i_53/i_127/CI               FA_X1     Rise  0.7260 0.0000 0.0590                      2.76208                                                   | 
|    multiplier/i_53/i_127/S                FA_X1     Fall  0.8380 0.1120 0.0190             1.75287  3.47198  5.22486           1       100                    | 
|    multiplier/i_53/i_129/B                FA_X1     Fall  0.8400 0.0020 0.0190    0.0020            3.39955                                                   | 
|    multiplier/i_53/i_129/CO               FA_X1     Fall  0.9270 0.0870 0.0180             1.27631  3.47198  4.74829           1       100                    | 
|    multiplier/i_53/i_137/B                FA_X1     Fall  0.9280 0.0010 0.0180    0.0010            3.39955                                                   | 
|    multiplier/i_53/i_137/CO               FA_X1     Fall  1.0110 0.0830 0.0150             0.486703 2.76208  3.24878           1       100                    | 
|    multiplier/i_53/i_188/CI               FA_X1     Fall  1.0110 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_188/S                FA_X1     Fall  1.1040 0.0930 0.0170             0.22755  3.47198  3.69954           1       100                    | 
|    multiplier/i_53/i_190/B                FA_X1     Fall  1.1040 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_53/i_190/CO               FA_X1     Fall  1.1860 0.0820 0.0150             0.211796 2.76208  2.97387           1       100                    | 
|    multiplier/i_53/i_206/CI               FA_X1     Fall  1.1860 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_206/S                FA_X1     Rise  1.3030 0.1170 0.0160             0.322045 3.44779  3.76984           1       100                    | 
|    multiplier/i_53/i_207/B                HA_X1     Rise  1.3030 0.0000 0.0160                      3.44779                                                   | 
|    multiplier/i_53/i_207/S                HA_X1     Rise  1.3790 0.0760 0.0480             0.701485 6.65207  7.35356           3       100                    | 
|    multiplier/i_53/i_238/A2               NOR2_X2   Rise  1.3790 0.0000 0.0480                      3.34692                                                   | 
|    multiplier/i_53/i_238/ZN               NOR2_X2   Fall  1.3990 0.0200 0.0150             0.727397 6.77128  7.49868           3       100                    | 
|    multiplier/i_53/i_236/A2               NOR3_X2   Fall  1.3990 0.0000 0.0150                      3.04029                                                   | 
|    multiplier/i_53/i_236/ZN               NOR3_X2   Rise  1.4490 0.0500 0.0290             0.454286 3.37746  3.83175           2       100                    | 
|    multiplier/i_53/i_233/A                OAI21_X1  Rise  1.4490 0.0000 0.0290                      1.67072                                                   | 
|    multiplier/i_53/i_233/ZN               OAI21_X1  Fall  1.4770 0.0280 0.0210             0.457072 3.23394  3.69102           2       100                    | 
|    multiplier/i_53/i_391/B1               OAI21_X1  Fall  1.4770 0.0000 0.0210                      1.45983                                                   | 
|    multiplier/i_53/i_391/ZN               OAI21_X1  Rise  1.5260 0.0490 0.0340             1.81353  3.28638  5.0999            1       100                    | 
|    multiplier/i_53/i_386/A2               NAND3_X2  Rise  1.5260 0.0000 0.0340                      3.28638                                                   | 
|    multiplier/i_53/i_386/ZN               NAND3_X2  Fall  1.5580 0.0320 0.0170             1.80014  4.78628  6.58642           2       100                    | 
|    multiplier/i_53/i_462/B1               AOI21_X2  Fall  1.5580 0.0000 0.0170                      2.72585                                                   | 
|    multiplier/i_53/i_462/ZN               AOI21_X2  Rise  1.5930 0.0350 0.0270             2.3083   3.32239  5.63069           2       100                    | 
|    multiplier/i_53/i_519/A1               OAI22_X1  Rise  1.5930 0.0000 0.0270                      1.67104                                                   | 
|    multiplier/i_53/i_519/ZN               OAI22_X1  Fall  1.6150 0.0220 0.0180             0.166339 1.59941  1.76575           1       100                    | 
|    multiplier/i_53/i_520/A1               AND3_X2   Fall  1.6150 0.0000 0.0180                      1.5713                                                    | 
|    multiplier/i_53/i_520/ZN               AND3_X2   Fall  1.6500 0.0350 0.0070             0.698244 3.2452   3.94345           1       100                    | 
|    multiplier/i_53/i_521/C2               OAI221_X2 Fall  1.6500 0.0000 0.0070                      3.2452                                                    | 
|    multiplier/i_53/i_521/ZN               OAI221_X2 Rise  1.6980 0.0480 0.0490             1.1942   7.23519  8.42939           4       100                    | 
|    multiplier/i_53/i_525/A                INV_X1    Rise  1.6980 0.0000 0.0490                      1.70023                                                   | 
|    multiplier/i_53/i_525/ZN               INV_X1    Fall  1.7080 0.0100 0.0120             0.157223 1.647    1.80423           1       100                    | 
|    multiplier/i_53/i_552/B1               AOI21_X1  Fall  1.7080 0.0000 0.0120                      1.44682                                                   | 
|    multiplier/i_53/i_552/ZN               AOI21_X1  Rise  1.7590 0.0510 0.0430             0.849442 5.5098   6.35925           3       100                    | 
|    multiplier/i_53/i_542/B1               OAI21_X1  Rise  1.7590 0.0000 0.0430                      1.66205                                                   | 
|    multiplier/i_53/i_542/ZN               OAI21_X1  Fall  1.7800 0.0210 0.0150             0.329855 1.6642   1.99405           1       100                    | 
|    multiplier/i_53/i_541/A2               NAND2_X1  Fall  1.7800 0.0000 0.0150                      1.50228                                                   | 
|    multiplier/i_53/i_541/ZN               NAND2_X1  Rise  1.8030 0.0230 0.0120             0.250035 2.57361  2.82364           1       100                    | 
|    multiplier/i_53/i_540/B                XNOR2_X1  Rise  1.8030 0.0000 0.0120                      2.57361                                                   | 
|    multiplier/i_53/i_540/ZN               XNOR2_X1  Rise  1.8410 0.0380 0.0170             0.269697 0.97463  1.24433           1       100                    | 
|    multiplier/i_53/aggregated_res[14][45]           Rise  1.8410 0.0000                                                                                       | 
|    multiplier/i_1_22/A2                   AND2_X1   Rise  1.8410 0.0000 0.0170                      0.97463                                                   | 
|    multiplier/i_1_22/ZN                   AND2_X1   Rise  1.8730 0.0320 0.0080             0.216771 0.914139 1.13091           1       100                    | 
|    multiplier/Res_reg[45]/D               DLH_X1    Rise  1.8730 0.0000 0.0080                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[45]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[45]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.7190 1.8730 | 
| data required time                       |  1.8730        | 
|                                          |                | 
| data required time                       |  1.8730        | 
| data arrival time                        | -1.8730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.7190 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.7190 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[44]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[44] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160          1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520 35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520          0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460 7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                           | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460          2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130 0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130          6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220 0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220          6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130 1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090 0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120 0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120          5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090 0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150 2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150          5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100 0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100          5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130 0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_51/A                  INV_X4    Fall  0.5230 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_51/ZN                 INV_X4    Rise  0.5420 0.0190 0.0110 1.00831  12.3097  13.318            3       100                    | 
|    multiplier/i_2/i_50/A1                 NAND4_X2  Rise  0.5420 0.0000 0.0110          2.9221                                                    | 
|    multiplier/i_2/i_50/ZN                 NAND4_X2  Fall  0.5750 0.0330 0.0250 1.35659  6.43046  7.78704           3       100                    | 
|    multiplier/i_2/i_46/A                  INV_X2    Fall  0.5750 0.0000 0.0250          2.94332                                                   | 
|    multiplier/i_2/i_46/ZN                 INV_X2    Rise  0.5990 0.0240 0.0130 0.331991 6.13925  6.47125           1       100                    | 
|    multiplier/i_2/i_44/A                  AOI21_X4  Rise  0.5990 0.0000 0.0130          6.13925                                                   | 
|    multiplier/i_2/i_44/ZN                 AOI21_X4  Fall  0.6210 0.0220 0.0270 4.24281  27.8577  32.1006           11      100                    | 
|    multiplier/i_2/A_imm_2s_complement[22]           Fall  0.6210 0.0000                                                                           | 
|    multiplier/i_0_157/A                   INV_X8    Fall  0.6220 0.0010 0.0270          10.8                                                      | 
|    multiplier/i_0_157/ZN                  INV_X8    Rise  0.6490 0.0270 0.0160 10.1489  22.1863  32.3351           14      100                    | 
|    multiplier/i_0_750/B1                  OAI221_X1 Rise  0.6510 0.0020 0.0160          1.65538                                                   | 
|    multiplier/i_0_750/ZN                  OAI221_X1 Fall  0.6890 0.0380 0.0300 0.473745 3.74571  4.21945           1       100                    | 
|    multiplier/i_53/p_0[24]                          Fall  0.6890 0.0000                                                                           | 
|    multiplier/i_53/i_192/A                FA_X1     Fall  0.6890 0.0000 0.0300          3.6056                                                    | 
|    multiplier/i_53/i_192/CO               FA_X1     Fall  0.7770 0.0880 0.0170 1.2938   2.76208  4.05588           1       100                    | 
|    multiplier/i_53/i_203/CI               FA_X1     Fall  0.7770 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_53/i_203/CO               FA_X1     Fall  0.8510 0.0740 0.0160 0.777889 2.76208  3.53997           1       100                    | 
|    multiplier/i_53/i_211/CI               FA_X1     Fall  0.8510 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_53/i_211/S                FA_X1     Rise  0.9670 0.1160 0.0150 0.549832 2.76208  3.31191           1       100                    | 
|    multiplier/i_53/i_212/CI               FA_X1     Rise  0.9670 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_53/i_212/S                FA_X1     Fall  1.0640 0.0970 0.0180 0.793058 3.47198  4.26504           1       100                    | 
|    multiplier/i_53/i_216/B                FA_X1     Fall  1.0640 0.0000 0.0180          3.39955                                                   | 
|    multiplier/i_53/i_216/CO               FA_X1     Fall  1.1460 0.0820 0.0150 0.205016 2.76208  2.96709           1       100                    | 
|    multiplier/i_53/i_275/CI               FA_X1     Fall  1.1460 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_53/i_275/S                FA_X1     Rise  1.2640 0.1180 0.0160 0.402897 3.47198  3.87488           1       100                    | 
|    multiplier/i_53/i_277/B                FA_X1     Rise  1.2640 0.0000 0.0160          3.47199                                                   | 
|    multiplier/i_53/i_277/S                FA_X1     Fall  1.3660 0.1020 0.0190 0.538648 5.01112  5.54977           2       100                    | 
|    multiplier/i_53/i_295/A2               NOR2_X2   Fall  1.3660 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_53/i_295/ZN               NOR2_X2   Rise  1.3990 0.0330 0.0170 0.362057 3.4147   3.77676           2       100                    | 
|    multiplier/i_53/i_294/A                INV_X1    Rise  1.3990 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_53/i_294/ZN               INV_X1    Fall  1.4120 0.0130 0.0080 0.452719 3.261    3.71372           2       100                    | 
|    multiplier/i_53/i_329/A1               NAND3_X1  Fall  1.4120 0.0000 0.0080          1.56203                                                   | 
|    multiplier/i_53/i_329/ZN               NAND3_X1  Rise  1.4310 0.0190 0.0150 0.589812 2.56829  3.1581            2       100                    | 
|    multiplier/i_53/i_328/A                AOI21_X1  Rise  1.4310 0.0000 0.0150          1.62635                                                   | 
|    multiplier/i_53/i_328/ZN               AOI21_X1  Fall  1.4490 0.0180 0.0120 0.430888 3.42545  3.85634           1       100                    | 
|    multiplier/i_53/i_326/B                AOI211_X2 Fall  1.4490 0.0000 0.0120          3.05015                                                   | 
|    multiplier/i_53/i_326/ZN               AOI211_X2 Rise  1.5150 0.0660 0.0380 0.371043 3.37095  3.74199           2       100                    | 
|    multiplier/i_53/i_325/A                INV_X1    Rise  1.5150 0.0000 0.0380          1.70023                                                   | 
|    multiplier/i_53/i_325/ZN               INV_X1    Fall  1.5310 0.0160 0.0120 0.797942 3.12976  3.9277            1       100                    | 
|    multiplier/i_53/i_381/B1               AOI21_X2  Fall  1.5310 0.0000 0.0120          2.72585                                                   | 
|    multiplier/i_53/i_381/ZN               AOI21_X2  Rise  1.5680 0.0370 0.0300 1.78547  5.20893  6.9944            2       100                    | 
|    multiplier/i_53/i_462/B2               AOI21_X2  Rise  1.5680 0.0000 0.0300          3.48246                                                   | 
|    multiplier/i_53/i_462/ZN               AOI21_X2  Fall  1.5900 0.0220 0.0120 2.3083   3.32239  5.63069           2       100                    | 
|    multiplier/i_53/i_519/A1               OAI22_X1  Fall  1.5900 0.0000 0.0120          1.45808                                                   | 
|    multiplier/i_53/i_519/ZN               OAI22_X1  Rise  1.6190 0.0290 0.0300 0.166339 1.59941  1.76575           1       100                    | 
|    multiplier/i_53/i_520/A1               AND3_X2   Rise  1.6190 0.0000 0.0300          1.59941                                                   | 
|    multiplier/i_53/i_520/ZN               AND3_X2   Rise  1.6660 0.0470 0.0110 0.698244 3.2452   3.94345           1       100                    | 
|    multiplier/i_53/i_521/C2               OAI221_X2 Rise  1.6660 0.0000 0.0110          3.19279                                                   | 
|    multiplier/i_53/i_521/ZN               OAI221_X2 Fall  1.7010 0.0350 0.0230 1.1942   7.23519  8.42939           4       100                    | 
|    multiplier/i_53/i_525/A                INV_X1    Fall  1.7010 0.0000 0.0230          1.54936                                                   | 
|    multiplier/i_53/i_525/ZN               INV_X1    Rise  1.7200 0.0190 0.0100 0.157223 1.647    1.80423           1       100                    | 
|    multiplier/i_53/i_552/B1               AOI21_X1  Rise  1.7200 0.0000 0.0100          1.647                                                     | 
|    multiplier/i_53/i_552/ZN               AOI21_X1  Fall  1.7440 0.0240 0.0160 0.849442 5.5098   6.35925           3       100                    | 
|    multiplier/i_53/i_30/B2                OAI22_X1  Fall  1.7440 0.0000 0.0160          1.55047                                                   | 
|    multiplier/i_53/i_30/ZN                OAI22_X1  Rise  1.7950 0.0510 0.0350 0.20209  2.57361  2.7757            1       100                    | 
|    multiplier/i_53/i_29/B                 XNOR2_X1  Rise  1.7950 0.0000 0.0350          2.57361                                                   | 
|    multiplier/i_53/i_29/ZN                XNOR2_X1  Rise  1.8380 0.0430 0.0160 0.193436 0.97463  1.16807           1       100                    | 
|    multiplier/i_53/aggregated_res[14][44]           Rise  1.8380 0.0000                                                                           | 
|    multiplier/i_1_21/A2                   AND2_X1   Rise  1.8380 0.0000 0.0160          0.97463                                                   | 
|    multiplier/i_1_21/ZN                   AND2_X1   Rise  1.8700 0.0320 0.0080 0.252703 0.914139 1.16684           1       100                    | 
|    multiplier/Res_reg[44]/D               DLH_X1    Rise  1.8700 0.0000 0.0080          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[44]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[44]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.7160 1.8700 | 
| data required time                       |  1.8700        | 
|                                          |                | 
| data required time                       |  1.8700        | 
| data arrival time                        | -1.8700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.7160 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.7160 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[41]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[41] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160          1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520 35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520          0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460 7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                           | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460          2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130 0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130          6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220 0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220          6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130 1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090 0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120 0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120          5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090 0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150 2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150          5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100 0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100          5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130 0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_51/A                  INV_X4    Fall  0.5230 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_51/ZN                 INV_X4    Rise  0.5420 0.0190 0.0110 1.00831  12.3097  13.318            3       100                    | 
|    multiplier/i_2/i_50/A1                 NAND4_X2  Rise  0.5420 0.0000 0.0110          2.9221                                                    | 
|    multiplier/i_2/i_50/ZN                 NAND4_X2  Fall  0.5750 0.0330 0.0250 1.35659  6.43046  7.78704           3       100                    | 
|    multiplier/i_2/i_46/A                  INV_X2    Fall  0.5750 0.0000 0.0250          2.94332                                                   | 
|    multiplier/i_2/i_46/ZN                 INV_X2    Rise  0.5990 0.0240 0.0130 0.331991 6.13925  6.47125           1       100                    | 
|    multiplier/i_2/i_44/A                  AOI21_X4  Rise  0.5990 0.0000 0.0130          6.13925                                                   | 
|    multiplier/i_2/i_44/ZN                 AOI21_X4  Fall  0.6210 0.0220 0.0270 4.24281  27.8577  32.1006           11      100                    | 
|    multiplier/i_2/A_imm_2s_complement[22]           Fall  0.6210 0.0000                                                                           | 
|    multiplier/i_0_157/A                   INV_X8    Fall  0.6220 0.0010 0.0270          10.8                                                      | 
|    multiplier/i_0_157/ZN                  INV_X8    Rise  0.6490 0.0270 0.0160 10.1489  22.1863  32.3351           14      100                    | 
|    multiplier/i_0_750/B1                  OAI221_X1 Rise  0.6510 0.0020 0.0160          1.65538                                                   | 
|    multiplier/i_0_750/ZN                  OAI221_X1 Fall  0.6890 0.0380 0.0300 0.473745 3.74571  4.21945           1       100                    | 
|    multiplier/i_53/p_0[24]                          Fall  0.6890 0.0000                                                                           | 
|    multiplier/i_53/i_192/A                FA_X1     Fall  0.6890 0.0000 0.0300          3.6056                                                    | 
|    multiplier/i_53/i_192/CO               FA_X1     Fall  0.7770 0.0880 0.0170 1.2938   2.76208  4.05588           1       100                    | 
|    multiplier/i_53/i_203/CI               FA_X1     Fall  0.7770 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_53/i_203/CO               FA_X1     Fall  0.8510 0.0740 0.0160 0.777889 2.76208  3.53997           1       100                    | 
|    multiplier/i_53/i_211/CI               FA_X1     Fall  0.8510 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_53/i_211/S                FA_X1     Rise  0.9670 0.1160 0.0150 0.549832 2.76208  3.31191           1       100                    | 
|    multiplier/i_53/i_212/CI               FA_X1     Rise  0.9670 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_53/i_212/S                FA_X1     Fall  1.0640 0.0970 0.0180 0.793058 3.47198  4.26504           1       100                    | 
|    multiplier/i_53/i_216/B                FA_X1     Fall  1.0640 0.0000 0.0180          3.39955                                                   | 
|    multiplier/i_53/i_216/CO               FA_X1     Fall  1.1460 0.0820 0.0150 0.205016 2.76208  2.96709           1       100                    | 
|    multiplier/i_53/i_275/CI               FA_X1     Fall  1.1460 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_53/i_275/S                FA_X1     Rise  1.2640 0.1180 0.0160 0.402897 3.47198  3.87488           1       100                    | 
|    multiplier/i_53/i_277/B                FA_X1     Rise  1.2640 0.0000 0.0160          3.47199                                                   | 
|    multiplier/i_53/i_277/S                FA_X1     Fall  1.3660 0.1020 0.0190 0.538648 5.01112  5.54977           2       100                    | 
|    multiplier/i_53/i_295/A2               NOR2_X2   Fall  1.3660 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_53/i_295/ZN               NOR2_X2   Rise  1.3990 0.0330 0.0170 0.362057 3.4147   3.77676           2       100                    | 
|    multiplier/i_53/i_294/A                INV_X1    Rise  1.3990 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_53/i_294/ZN               INV_X1    Fall  1.4120 0.0130 0.0080 0.452719 3.261    3.71372           2       100                    | 
|    multiplier/i_53/i_329/A1               NAND3_X1  Fall  1.4120 0.0000 0.0080          1.56203                                                   | 
|    multiplier/i_53/i_329/ZN               NAND3_X1  Rise  1.4310 0.0190 0.0150 0.589812 2.56829  3.1581            2       100                    | 
|    multiplier/i_53/i_328/A                AOI21_X1  Rise  1.4310 0.0000 0.0150          1.62635                                                   | 
|    multiplier/i_53/i_328/ZN               AOI21_X1  Fall  1.4490 0.0180 0.0120 0.430888 3.42545  3.85634           1       100                    | 
|    multiplier/i_53/i_326/B                AOI211_X2 Fall  1.4490 0.0000 0.0120          3.05015                                                   | 
|    multiplier/i_53/i_326/ZN               AOI211_X2 Rise  1.5150 0.0660 0.0380 0.371043 3.37095  3.74199           2       100                    | 
|    multiplier/i_53/i_325/A                INV_X1    Rise  1.5150 0.0000 0.0380          1.70023                                                   | 
|    multiplier/i_53/i_325/ZN               INV_X1    Fall  1.5310 0.0160 0.0120 0.797942 3.12976  3.9277            1       100                    | 
|    multiplier/i_53/i_381/B1               AOI21_X2  Fall  1.5310 0.0000 0.0120          2.72585                                                   | 
|    multiplier/i_53/i_381/ZN               AOI21_X2  Rise  1.5680 0.0370 0.0300 1.78547  5.20893  6.9944            2       100                    | 
|    multiplier/i_53/i_462/B2               AOI21_X2  Rise  1.5680 0.0000 0.0300          3.48246                                                   | 
|    multiplier/i_53/i_462/ZN               AOI21_X2  Fall  1.5900 0.0220 0.0120 2.3083   3.32239  5.63069           2       100                    | 
|    multiplier/i_53/i_466/A2               NOR2_X1   Fall  1.5900 0.0000 0.0120          1.56385                                                   | 
|    multiplier/i_53/i_466/ZN               NOR2_X1   Rise  1.6340 0.0440 0.0290 0.681849 3.83118  4.51302           2       100                    | 
|    multiplier/i_53/i_497/A1               NAND2_X1  Rise  1.6340 0.0000 0.0290          1.59903                                                   | 
|    multiplier/i_53/i_497/ZN               NAND2_X1  Fall  1.6520 0.0180 0.0110 0.361824 1.67072  2.03254           1       100                    | 
|    multiplier/i_53/i_496/A                OAI21_X1  Fall  1.6520 0.0000 0.0110          1.51857                                                   | 
|    multiplier/i_53/i_496/ZN               OAI21_X1  Rise  1.6790 0.0270 0.0290 0.651042 3.37708  4.02812           2       100                    | 
|    multiplier/i_53/i_494/B2               AOI21_X1  Rise  1.6790 0.0000 0.0290          1.67685                                                   | 
|    multiplier/i_53/i_494/ZN               AOI21_X1  Fall  1.7040 0.0250 0.0150 0.478039 3.84775  4.32579           2       100                    | 
|    multiplier/i_53/i_492/B2               OAI22_X1  Fall  1.7040 0.0000 0.0150          1.55047                                                   | 
|    multiplier/i_53/i_492/ZN               OAI22_X1  Rise  1.7670 0.0630 0.0460 0.596573 4.50094  5.09751           1       100                    | 
|    multiplier/i_53/i_491/B                XOR2_X2   Rise  1.7670 0.0000 0.0460          4.39563                                                   | 
|    multiplier/i_53/i_491/Z                XOR2_X2   Rise  1.8160 0.0490 0.0170 0.179489 0.97463  1.15412           1       100                    | 
|    multiplier/i_53/aggregated_res[14][41]           Rise  1.8160 0.0000                                                                           | 
|    multiplier/i_1_18/A2                   AND2_X1   Rise  1.8160 0.0000 0.0170          0.97463                                                   | 
|    multiplier/i_1_18/ZN                   AND2_X1   Rise  1.8480 0.0320 0.0080 0.319991 0.914139 1.23413           1       100                    | 
|    multiplier/Res_reg[41]/D               DLH_X1    Rise  1.8480 0.0000 0.0080          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[41]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[41]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.6940 1.8480 | 
| data required time                       |  1.8480        | 
|                                          |                | 
| data required time                       |  1.8480        | 
| data arrival time                        | -1.8480        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.6940 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6940 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[47]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160          1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520 35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520          0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460 7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                           | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460          2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130 0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130          6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220 0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220          6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130 1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090 0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120 0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120          5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090 0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150 2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150          5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100 0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100          5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130 0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_51/A                  INV_X4    Fall  0.5230 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_51/ZN                 INV_X4    Rise  0.5420 0.0190 0.0110 1.00831  12.3097  13.318            3       100                    | 
|    multiplier/i_2/i_50/A1                 NAND4_X2  Rise  0.5420 0.0000 0.0110          2.9221                                                    | 
|    multiplier/i_2/i_50/ZN                 NAND4_X2  Fall  0.5750 0.0330 0.0250 1.35659  6.43046  7.78704           3       100                    | 
|    multiplier/i_2/i_46/A                  INV_X2    Fall  0.5750 0.0000 0.0250          2.94332                                                   | 
|    multiplier/i_2/i_46/ZN                 INV_X2    Rise  0.5990 0.0240 0.0130 0.331991 6.13925  6.47125           1       100                    | 
|    multiplier/i_2/i_44/A                  AOI21_X4  Rise  0.5990 0.0000 0.0130          6.13925                                                   | 
|    multiplier/i_2/i_44/ZN                 AOI21_X4  Fall  0.6210 0.0220 0.0270 4.24281  27.8577  32.1006           11      100                    | 
|    multiplier/i_2/A_imm_2s_complement[22]           Fall  0.6210 0.0000                                                                           | 
|    multiplier/i_0_157/A                   INV_X8    Fall  0.6220 0.0010 0.0270          10.8                                                      | 
|    multiplier/i_0_157/ZN                  INV_X8    Rise  0.6490 0.0270 0.0160 10.1489  22.1863  32.3351           14      100                    | 
|    multiplier/i_0_750/B1                  OAI221_X1 Rise  0.6510 0.0020 0.0160          1.65538                                                   | 
|    multiplier/i_0_750/ZN                  OAI221_X1 Fall  0.6890 0.0380 0.0300 0.473745 3.74571  4.21945           1       100                    | 
|    multiplier/i_53/p_0[24]                          Fall  0.6890 0.0000                                                                           | 
|    multiplier/i_53/i_192/A                FA_X1     Fall  0.6890 0.0000 0.0300          3.6056                                                    | 
|    multiplier/i_53/i_192/CO               FA_X1     Fall  0.7770 0.0880 0.0170 1.2938   2.76208  4.05588           1       100                    | 
|    multiplier/i_53/i_203/CI               FA_X1     Fall  0.7770 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_53/i_203/CO               FA_X1     Fall  0.8510 0.0740 0.0160 0.777889 2.76208  3.53997           1       100                    | 
|    multiplier/i_53/i_211/CI               FA_X1     Fall  0.8510 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_53/i_211/S                FA_X1     Rise  0.9670 0.1160 0.0150 0.549832 2.76208  3.31191           1       100                    | 
|    multiplier/i_53/i_212/CI               FA_X1     Rise  0.9670 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_53/i_212/S                FA_X1     Fall  1.0640 0.0970 0.0180 0.793058 3.47198  4.26504           1       100                    | 
|    multiplier/i_53/i_216/B                FA_X1     Fall  1.0640 0.0000 0.0180          3.39955                                                   | 
|    multiplier/i_53/i_216/CO               FA_X1     Fall  1.1460 0.0820 0.0150 0.205016 2.76208  2.96709           1       100                    | 
|    multiplier/i_53/i_275/CI               FA_X1     Fall  1.1460 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_53/i_275/S                FA_X1     Rise  1.2640 0.1180 0.0160 0.402897 3.47198  3.87488           1       100                    | 
|    multiplier/i_53/i_277/B                FA_X1     Rise  1.2640 0.0000 0.0160          3.47199                                                   | 
|    multiplier/i_53/i_277/S                FA_X1     Fall  1.3660 0.1020 0.0190 0.538648 5.01112  5.54977           2       100                    | 
|    multiplier/i_53/i_295/A2               NOR2_X2   Fall  1.3660 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_53/i_295/ZN               NOR2_X2   Rise  1.3990 0.0330 0.0170 0.362057 3.4147   3.77676           2       100                    | 
|    multiplier/i_53/i_294/A                INV_X1    Rise  1.3990 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_53/i_294/ZN               INV_X1    Fall  1.4120 0.0130 0.0080 0.452719 3.261    3.71372           2       100                    | 
|    multiplier/i_53/i_329/A1               NAND3_X1  Fall  1.4120 0.0000 0.0080          1.56203                                                   | 
|    multiplier/i_53/i_329/ZN               NAND3_X1  Rise  1.4310 0.0190 0.0150 0.589812 2.56829  3.1581            2       100                    | 
|    multiplier/i_53/i_328/A                AOI21_X1  Rise  1.4310 0.0000 0.0150          1.62635                                                   | 
|    multiplier/i_53/i_328/ZN               AOI21_X1  Fall  1.4490 0.0180 0.0120 0.430888 3.42545  3.85634           1       100                    | 
|    multiplier/i_53/i_326/B                AOI211_X2 Fall  1.4490 0.0000 0.0120          3.05015                                                   | 
|    multiplier/i_53/i_326/ZN               AOI211_X2 Rise  1.5150 0.0660 0.0380 0.371043 3.37095  3.74199           2       100                    | 
|    multiplier/i_53/i_325/A                INV_X1    Rise  1.5150 0.0000 0.0380          1.70023                                                   | 
|    multiplier/i_53/i_325/ZN               INV_X1    Fall  1.5310 0.0160 0.0120 0.797942 3.12976  3.9277            1       100                    | 
|    multiplier/i_53/i_381/B1               AOI21_X2  Fall  1.5310 0.0000 0.0120          2.72585                                                   | 
|    multiplier/i_53/i_381/ZN               AOI21_X2  Rise  1.5680 0.0370 0.0300 1.78547  5.20893  6.9944            2       100                    | 
|    multiplier/i_53/i_462/B2               AOI21_X2  Rise  1.5680 0.0000 0.0300          3.48246                                                   | 
|    multiplier/i_53/i_462/ZN               AOI21_X2  Fall  1.5900 0.0220 0.0120 2.3083   3.32239  5.63069           2       100                    | 
|    multiplier/i_53/i_519/A1               OAI22_X1  Fall  1.5900 0.0000 0.0120          1.45808                                                   | 
|    multiplier/i_53/i_519/ZN               OAI22_X1  Rise  1.6190 0.0290 0.0300 0.166339 1.59941  1.76575           1       100                    | 
|    multiplier/i_53/i_520/A1               AND3_X2   Rise  1.6190 0.0000 0.0300          1.59941                                                   | 
|    multiplier/i_53/i_520/ZN               AND3_X2   Rise  1.6660 0.0470 0.0110 0.698244 3.2452   3.94345           1       100                    | 
|    multiplier/i_53/i_521/C2               OAI221_X2 Rise  1.6660 0.0000 0.0110          3.19279                                                   | 
|    multiplier/i_53/i_521/ZN               OAI221_X2 Fall  1.7010 0.0350 0.0230 1.1942   7.23519  8.42939           4       100                    | 
|    multiplier/i_53/i_583/C1               AOI211_X1 Fall  1.7010 0.0000 0.0230          1.40282                                                   | 
|    multiplier/i_53/i_583/ZN               AOI211_X1 Rise  1.7450 0.0440 0.0380 0.215594 1.65135  1.86694           1       100                    | 
|    multiplier/i_53/i_582/A2               NOR2_X1   Rise  1.7450 0.0000 0.0380          1.65135                                                   | 
|    multiplier/i_53/i_582/ZN               NOR2_X1   Fall  1.7660 0.0210 0.0140 0.239468 4.33045  4.56992           1       100                    | 
|    multiplier/i_53/i_578/A                XOR2_X2   Fall  1.7660 0.0000 0.0140          4.23511                                                   | 
|    multiplier/i_53/i_578/Z                XOR2_X2   Fall  1.8170 0.0510 0.0100 0.173681 0.97463  1.14831           1       100                    | 
|    multiplier/i_53/aggregated_res[14][47]           Fall  1.8170 0.0000                                                                           | 
|    multiplier/i_1_24/A2                   AND2_X1   Fall  1.8170 0.0000 0.0100          0.894119                                                  | 
|    multiplier/i_1_24/ZN                   AND2_X1   Fall  1.8470 0.0300 0.0060 0.139872 0.914139 1.05401           1       100                    | 
|    multiplier/Res_reg[47]/D               DLH_X1    Fall  1.8470 0.0000 0.0060          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[47]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[47]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.6930 1.8470 | 
| data required time                       |  1.8470        | 
|                                          |                | 
| data required time                       |  1.8470        | 
| data arrival time                        | -1.8470        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0400 | 
| computed max time borrow          0.9410 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9410 | 
| actual time borrow                0.6930 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6930 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[43]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[43] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120                      5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090             0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150             2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150                      5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100             0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100                      5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130             0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_40/A2                 NOR2_X2   Fall  0.5230 0.0000 0.0130                      3.17833                                                   | 
|    multiplier/i_2/i_40/ZN                 NOR2_X2   Rise  0.5570 0.0340 0.0270             0.325517 4.83664  5.16215           2       100                    | 
|    multiplier/i_2/i_43/A                  INV_X1    Rise  0.5570 0.0000 0.0270                      1.70023                                                   | 
|    multiplier/i_2/i_43/ZN                 INV_X1    Fall  0.5770 0.0200 0.0120             0.409842 6.40188  6.81172           1       100                    | 
|    multiplier/i_2/i_41/B1                 AOI21_X4  Fall  0.5770 0.0000 0.0120                      5.61309                                                   | 
|    multiplier/i_2/i_41/ZN                 AOI21_X4  Rise  0.6310 0.0540 0.0480             6.74993  20.9855  27.7354           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[21]           Rise  0.6310 0.0000                                                                                       | 
|    multiplier/i_0_721/A                   INV_X2    Rise  0.6320 0.0010 0.0480                      3.25089                                                   | 
|    multiplier/i_0_721/ZN                  INV_X2    Fall  0.6700 0.0380 0.0240             8.82508  20.4803  29.3054           13      100                    | 
|    multiplier/i_0_20/B1                   OAI222_X1 Fall  0.6710 0.0010 0.0240                      1.42362                                                   | 
|    multiplier/i_0_20/ZN                   OAI222_X1 Rise  0.7260 0.0550 0.0590             0.340385 2.76208  3.10246           1       100                    | 
|    multiplier/i_53/p_15[22]                         Rise  0.7260 0.0000                                                                                       | 
|    multiplier/i_53/i_127/CI               FA_X1     Rise  0.7260 0.0000 0.0590                      2.76208                                                   | 
|    multiplier/i_53/i_127/S                FA_X1     Fall  0.8380 0.1120 0.0190             1.75287  3.47198  5.22486           1       100                    | 
|    multiplier/i_53/i_129/B                FA_X1     Fall  0.8400 0.0020 0.0190    0.0020            3.39955                                                   | 
|    multiplier/i_53/i_129/CO               FA_X1     Fall  0.9270 0.0870 0.0180             1.27631  3.47198  4.74829           1       100                    | 
|    multiplier/i_53/i_137/B                FA_X1     Fall  0.9280 0.0010 0.0180    0.0010            3.39955                                                   | 
|    multiplier/i_53/i_137/CO               FA_X1     Fall  1.0110 0.0830 0.0150             0.486703 2.76208  3.24878           1       100                    | 
|    multiplier/i_53/i_188/CI               FA_X1     Fall  1.0110 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_188/S                FA_X1     Fall  1.1040 0.0930 0.0170             0.22755  3.47198  3.69954           1       100                    | 
|    multiplier/i_53/i_190/B                FA_X1     Fall  1.1040 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_53/i_190/CO               FA_X1     Fall  1.1860 0.0820 0.0150             0.211796 2.76208  2.97387           1       100                    | 
|    multiplier/i_53/i_206/CI               FA_X1     Fall  1.1860 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_206/S                FA_X1     Rise  1.3030 0.1170 0.0160             0.322045 3.44779  3.76984           1       100                    | 
|    multiplier/i_53/i_207/B                HA_X1     Rise  1.3030 0.0000 0.0160                      3.44779                                                   | 
|    multiplier/i_53/i_207/S                HA_X1     Rise  1.3790 0.0760 0.0480             0.701485 6.65207  7.35356           3       100                    | 
|    multiplier/i_53/i_238/A2               NOR2_X2   Rise  1.3790 0.0000 0.0480                      3.34692                                                   | 
|    multiplier/i_53/i_238/ZN               NOR2_X2   Fall  1.3990 0.0200 0.0150             0.727397 6.77128  7.49868           3       100                    | 
|    multiplier/i_53/i_236/A2               NOR3_X2   Fall  1.3990 0.0000 0.0150                      3.04029                                                   | 
|    multiplier/i_53/i_236/ZN               NOR3_X2   Rise  1.4490 0.0500 0.0290             0.454286 3.37746  3.83175           2       100                    | 
|    multiplier/i_53/i_233/A                OAI21_X1  Rise  1.4490 0.0000 0.0290                      1.67072                                                   | 
|    multiplier/i_53/i_233/ZN               OAI21_X1  Fall  1.4770 0.0280 0.0210             0.457072 3.23394  3.69102           2       100                    | 
|    multiplier/i_53/i_391/B1               OAI21_X1  Fall  1.4770 0.0000 0.0210                      1.45983                                                   | 
|    multiplier/i_53/i_391/ZN               OAI21_X1  Rise  1.5260 0.0490 0.0340             1.81353  3.28638  5.0999            1       100                    | 
|    multiplier/i_53/i_386/A2               NAND3_X2  Rise  1.5260 0.0000 0.0340                      3.28638                                                   | 
|    multiplier/i_53/i_386/ZN               NAND3_X2  Fall  1.5580 0.0320 0.0170             1.80014  4.78628  6.58642           2       100                    | 
|    multiplier/i_53/i_462/B1               AOI21_X2  Fall  1.5580 0.0000 0.0170                      2.72585                                                   | 
|    multiplier/i_53/i_462/ZN               AOI21_X2  Rise  1.5930 0.0350 0.0270             2.3083   3.32239  5.63069           2       100                    | 
|    multiplier/i_53/i_519/A1               OAI22_X1  Rise  1.5930 0.0000 0.0270                      1.67104                                                   | 
|    multiplier/i_53/i_519/ZN               OAI22_X1  Fall  1.6150 0.0220 0.0180             0.166339 1.59941  1.76575           1       100                    | 
|    multiplier/i_53/i_520/A1               AND3_X2   Fall  1.6150 0.0000 0.0180                      1.5713                                                    | 
|    multiplier/i_53/i_520/ZN               AND3_X2   Fall  1.6500 0.0350 0.0070             0.698244 3.2452   3.94345           1       100                    | 
|    multiplier/i_53/i_521/C2               OAI221_X2 Fall  1.6500 0.0000 0.0070                      3.2452                                                    | 
|    multiplier/i_53/i_521/ZN               OAI221_X2 Rise  1.6980 0.0480 0.0490             1.1942   7.23519  8.42939           4       100                    | 
|    multiplier/i_53/i_525/A                INV_X1    Rise  1.6980 0.0000 0.0490                      1.70023                                                   | 
|    multiplier/i_53/i_525/ZN               INV_X1    Fall  1.7080 0.0100 0.0120             0.157223 1.647    1.80423           1       100                    | 
|    multiplier/i_53/i_552/B1               AOI21_X1  Fall  1.7080 0.0000 0.0120                      1.44682                                                   | 
|    multiplier/i_53/i_552/ZN               AOI21_X1  Rise  1.7590 0.0510 0.0430             0.849442 5.5098   6.35925           3       100                    | 
|    multiplier/i_53/i_28/A                 XOR2_X1   Rise  1.7590 0.0000 0.0430                      2.23214                                                   | 
|    multiplier/i_53/i_28/Z                 XOR2_X1   Rise  1.8100 0.0510 0.0200             0.394693 0.97463  1.36932           1       100                    | 
|    multiplier/i_53/aggregated_res[14][43]           Rise  1.8100 0.0000                                                                                       | 
|    multiplier/i_1_20/A2                   AND2_X1   Rise  1.8100 0.0000 0.0200                      0.97463                                                   | 
|    multiplier/i_1_20/ZN                   AND2_X1   Rise  1.8430 0.0330 0.0080             0.325847 0.914139 1.23999           1       100                    | 
|    multiplier/Res_reg[43]/D               DLH_X1    Rise  1.8430 0.0000 0.0080                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[43]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[43]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.6890 1.8430 | 
| data required time                       |  1.8430        | 
|                                          |                | 
| data required time                       |  1.8430        | 
| data arrival time                        | -1.8430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.6890 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6890 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[37]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[37] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160          1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520 35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520          0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460 7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                           | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460          2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130 0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130          6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220 0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220          6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130 1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090 0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120 0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120          5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090 0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150 2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150          5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100 0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100          5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130 0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_51/A                  INV_X4    Fall  0.5230 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_51/ZN                 INV_X4    Rise  0.5420 0.0190 0.0110 1.00831  12.3097  13.318            3       100                    | 
|    multiplier/i_2/i_50/A1                 NAND4_X2  Rise  0.5420 0.0000 0.0110          2.9221                                                    | 
|    multiplier/i_2/i_50/ZN                 NAND4_X2  Fall  0.5750 0.0330 0.0250 1.35659  6.43046  7.78704           3       100                    | 
|    multiplier/i_2/i_46/A                  INV_X2    Fall  0.5750 0.0000 0.0250          2.94332                                                   | 
|    multiplier/i_2/i_46/ZN                 INV_X2    Rise  0.5990 0.0240 0.0130 0.331991 6.13925  6.47125           1       100                    | 
|    multiplier/i_2/i_44/A                  AOI21_X4  Rise  0.5990 0.0000 0.0130          6.13925                                                   | 
|    multiplier/i_2/i_44/ZN                 AOI21_X4  Fall  0.6210 0.0220 0.0270 4.24281  27.8577  32.1006           11      100                    | 
|    multiplier/i_2/A_imm_2s_complement[22]           Fall  0.6210 0.0000                                                                           | 
|    multiplier/i_0_157/A                   INV_X8    Fall  0.6220 0.0010 0.0270          10.8                                                      | 
|    multiplier/i_0_157/ZN                  INV_X8    Rise  0.6490 0.0270 0.0160 10.1489  22.1863  32.3351           14      100                    | 
|    multiplier/i_0_750/B1                  OAI221_X1 Rise  0.6510 0.0020 0.0160          1.65538                                                   | 
|    multiplier/i_0_750/ZN                  OAI221_X1 Fall  0.6890 0.0380 0.0300 0.473745 3.74571  4.21945           1       100                    | 
|    multiplier/i_53/p_0[24]                          Fall  0.6890 0.0000                                                                           | 
|    multiplier/i_53/i_192/A                FA_X1     Fall  0.6890 0.0000 0.0300          3.6056                                                    | 
|    multiplier/i_53/i_192/CO               FA_X1     Fall  0.7770 0.0880 0.0170 1.2938   2.76208  4.05588           1       100                    | 
|    multiplier/i_53/i_203/CI               FA_X1     Fall  0.7770 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_53/i_203/CO               FA_X1     Fall  0.8510 0.0740 0.0160 0.777889 2.76208  3.53997           1       100                    | 
|    multiplier/i_53/i_211/CI               FA_X1     Fall  0.8510 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_53/i_211/S                FA_X1     Rise  0.9670 0.1160 0.0150 0.549832 2.76208  3.31191           1       100                    | 
|    multiplier/i_53/i_212/CI               FA_X1     Rise  0.9670 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_53/i_212/S                FA_X1     Fall  1.0640 0.0970 0.0180 0.793058 3.47198  4.26504           1       100                    | 
|    multiplier/i_53/i_216/B                FA_X1     Fall  1.0640 0.0000 0.0180          3.39955                                                   | 
|    multiplier/i_53/i_216/CO               FA_X1     Fall  1.1460 0.0820 0.0150 0.205016 2.76208  2.96709           1       100                    | 
|    multiplier/i_53/i_275/CI               FA_X1     Fall  1.1460 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_53/i_275/S                FA_X1     Rise  1.2640 0.1180 0.0160 0.402897 3.47198  3.87488           1       100                    | 
|    multiplier/i_53/i_277/B                FA_X1     Rise  1.2640 0.0000 0.0160          3.47199                                                   | 
|    multiplier/i_53/i_277/S                FA_X1     Fall  1.3660 0.1020 0.0190 0.538648 5.01112  5.54977           2       100                    | 
|    multiplier/i_53/i_295/A2               NOR2_X2   Fall  1.3660 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_53/i_295/ZN               NOR2_X2   Rise  1.3990 0.0330 0.0170 0.362057 3.4147   3.77676           2       100                    | 
|    multiplier/i_53/i_294/A                INV_X1    Rise  1.3990 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_53/i_294/ZN               INV_X1    Fall  1.4120 0.0130 0.0080 0.452719 3.261    3.71372           2       100                    | 
|    multiplier/i_53/i_329/A1               NAND3_X1  Fall  1.4120 0.0000 0.0080          1.56203                                                   | 
|    multiplier/i_53/i_329/ZN               NAND3_X1  Rise  1.4310 0.0190 0.0150 0.589812 2.56829  3.1581            2       100                    | 
|    multiplier/i_53/i_328/A                AOI21_X1  Rise  1.4310 0.0000 0.0150          1.62635                                                   | 
|    multiplier/i_53/i_328/ZN               AOI21_X1  Fall  1.4490 0.0180 0.0120 0.430888 3.42545  3.85634           1       100                    | 
|    multiplier/i_53/i_326/B                AOI211_X2 Fall  1.4490 0.0000 0.0120          3.05015                                                   | 
|    multiplier/i_53/i_326/ZN               AOI211_X2 Rise  1.5150 0.0660 0.0380 0.371043 3.37095  3.74199           2       100                    | 
|    multiplier/i_53/i_325/A                INV_X1    Rise  1.5150 0.0000 0.0380          1.70023                                                   | 
|    multiplier/i_53/i_325/ZN               INV_X1    Fall  1.5310 0.0160 0.0120 0.797942 3.12976  3.9277            1       100                    | 
|    multiplier/i_53/i_381/B1               AOI21_X2  Fall  1.5310 0.0000 0.0120          2.72585                                                   | 
|    multiplier/i_53/i_381/ZN               AOI21_X2  Rise  1.5680 0.0370 0.0300 1.78547  5.20893  6.9944            2       100                    | 
|    multiplier/i_53/i_380/A2               AND2_X2   Rise  1.5680 0.0000 0.0300          1.72648                                                   | 
|    multiplier/i_53/i_380/ZN               AND2_X2   Rise  1.6080 0.0400 0.0120 0.766776 5.92949  6.69626           2       100                    | 
|    multiplier/i_53/i_435/A1               NAND2_X1  Rise  1.6080 0.0000 0.0120          1.59903                                                   | 
|    multiplier/i_53/i_435/ZN               NAND2_X1  Fall  1.6220 0.0140 0.0080 0.240931 1.67072  1.91165           1       100                    | 
|    multiplier/i_53/i_434/A                OAI21_X1  Fall  1.6220 0.0000 0.0080          1.51857                                                   | 
|    multiplier/i_53/i_434/ZN               OAI21_X1  Rise  1.6470 0.0250 0.0290 0.634307 3.37708  4.01139           2       100                    | 
|    multiplier/i_53/i_432/B2               AOI21_X1  Rise  1.6470 0.0000 0.0290          1.67685                                                   | 
|    multiplier/i_53/i_432/ZN               AOI21_X1  Fall  1.6740 0.0270 0.0160 1.01287  3.84775  4.86063           2       100                    | 
|    multiplier/i_53/i_430/B2               OAI22_X1  Fall  1.6740 0.0000 0.0160          1.55047                                                   | 
|    multiplier/i_53/i_430/ZN               OAI22_X1  Rise  1.7350 0.0610 0.0450 0.303303 4.50094  4.80424           1       100                    | 
|    multiplier/i_53/i_429/B                XOR2_X2   Rise  1.7350 0.0000 0.0450          4.39563                                                   | 
|    multiplier/i_53/i_429/Z                XOR2_X2   Rise  1.7840 0.0490 0.0170 0.364767 0.97463  1.3394            1       100                    | 
|    multiplier/i_53/aggregated_res[14][37]           Rise  1.7840 0.0000                                                                           | 
|    multiplier/i_1_14/A2                   AND2_X1   Rise  1.7840 0.0000 0.0170          0.97463                                                   | 
|    multiplier/i_1_14/ZN                   AND2_X1   Rise  1.8160 0.0320 0.0080 0.237722 0.914139 1.15186           1       100                    | 
|    multiplier/Res_reg[37]/D               DLH_X1    Rise  1.8160 0.0000 0.0080          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[37]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[37]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.6620 1.8160 | 
| data required time                       |  1.8160        | 
|                                          |                | 
| data required time                       |  1.8160        | 
| data arrival time                        | -1.8160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.6620 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6620 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[46]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[46] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160          1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520 35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520          0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460 7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                           | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460          2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130 0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130          6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220 0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220          6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130 1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090 0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120 0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120          5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090 0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150 2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150          5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100 0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100          5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130 0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_51/A                  INV_X4    Fall  0.5230 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_51/ZN                 INV_X4    Rise  0.5420 0.0190 0.0110 1.00831  12.3097  13.318            3       100                    | 
|    multiplier/i_2/i_50/A1                 NAND4_X2  Rise  0.5420 0.0000 0.0110          2.9221                                                    | 
|    multiplier/i_2/i_50/ZN                 NAND4_X2  Fall  0.5750 0.0330 0.0250 1.35659  6.43046  7.78704           3       100                    | 
|    multiplier/i_2/i_46/A                  INV_X2    Fall  0.5750 0.0000 0.0250          2.94332                                                   | 
|    multiplier/i_2/i_46/ZN                 INV_X2    Rise  0.5990 0.0240 0.0130 0.331991 6.13925  6.47125           1       100                    | 
|    multiplier/i_2/i_44/A                  AOI21_X4  Rise  0.5990 0.0000 0.0130          6.13925                                                   | 
|    multiplier/i_2/i_44/ZN                 AOI21_X4  Fall  0.6210 0.0220 0.0270 4.24281  27.8577  32.1006           11      100                    | 
|    multiplier/i_2/A_imm_2s_complement[22]           Fall  0.6210 0.0000                                                                           | 
|    multiplier/i_0_157/A                   INV_X8    Fall  0.6220 0.0010 0.0270          10.8                                                      | 
|    multiplier/i_0_157/ZN                  INV_X8    Rise  0.6490 0.0270 0.0160 10.1489  22.1863  32.3351           14      100                    | 
|    multiplier/i_0_750/B1                  OAI221_X1 Rise  0.6510 0.0020 0.0160          1.65538                                                   | 
|    multiplier/i_0_750/ZN                  OAI221_X1 Fall  0.6890 0.0380 0.0300 0.473745 3.74571  4.21945           1       100                    | 
|    multiplier/i_53/p_0[24]                          Fall  0.6890 0.0000                                                                           | 
|    multiplier/i_53/i_192/A                FA_X1     Fall  0.6890 0.0000 0.0300          3.6056                                                    | 
|    multiplier/i_53/i_192/CO               FA_X1     Fall  0.7770 0.0880 0.0170 1.2938   2.76208  4.05588           1       100                    | 
|    multiplier/i_53/i_203/CI               FA_X1     Fall  0.7770 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_53/i_203/CO               FA_X1     Fall  0.8510 0.0740 0.0160 0.777889 2.76208  3.53997           1       100                    | 
|    multiplier/i_53/i_211/CI               FA_X1     Fall  0.8510 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_53/i_211/S                FA_X1     Rise  0.9670 0.1160 0.0150 0.549832 2.76208  3.31191           1       100                    | 
|    multiplier/i_53/i_212/CI               FA_X1     Rise  0.9670 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_53/i_212/S                FA_X1     Fall  1.0640 0.0970 0.0180 0.793058 3.47198  4.26504           1       100                    | 
|    multiplier/i_53/i_216/B                FA_X1     Fall  1.0640 0.0000 0.0180          3.39955                                                   | 
|    multiplier/i_53/i_216/CO               FA_X1     Fall  1.1460 0.0820 0.0150 0.205016 2.76208  2.96709           1       100                    | 
|    multiplier/i_53/i_275/CI               FA_X1     Fall  1.1460 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_53/i_275/S                FA_X1     Rise  1.2640 0.1180 0.0160 0.402897 3.47198  3.87488           1       100                    | 
|    multiplier/i_53/i_277/B                FA_X1     Rise  1.2640 0.0000 0.0160          3.47199                                                   | 
|    multiplier/i_53/i_277/S                FA_X1     Fall  1.3660 0.1020 0.0190 0.538648 5.01112  5.54977           2       100                    | 
|    multiplier/i_53/i_295/A2               NOR2_X2   Fall  1.3660 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_53/i_295/ZN               NOR2_X2   Rise  1.3990 0.0330 0.0170 0.362057 3.4147   3.77676           2       100                    | 
|    multiplier/i_53/i_294/A                INV_X1    Rise  1.3990 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_53/i_294/ZN               INV_X1    Fall  1.4120 0.0130 0.0080 0.452719 3.261    3.71372           2       100                    | 
|    multiplier/i_53/i_329/A1               NAND3_X1  Fall  1.4120 0.0000 0.0080          1.56203                                                   | 
|    multiplier/i_53/i_329/ZN               NAND3_X1  Rise  1.4310 0.0190 0.0150 0.589812 2.56829  3.1581            2       100                    | 
|    multiplier/i_53/i_328/A                AOI21_X1  Rise  1.4310 0.0000 0.0150          1.62635                                                   | 
|    multiplier/i_53/i_328/ZN               AOI21_X1  Fall  1.4490 0.0180 0.0120 0.430888 3.42545  3.85634           1       100                    | 
|    multiplier/i_53/i_326/B                AOI211_X2 Fall  1.4490 0.0000 0.0120          3.05015                                                   | 
|    multiplier/i_53/i_326/ZN               AOI211_X2 Rise  1.5150 0.0660 0.0380 0.371043 3.37095  3.74199           2       100                    | 
|    multiplier/i_53/i_325/A                INV_X1    Rise  1.5150 0.0000 0.0380          1.70023                                                   | 
|    multiplier/i_53/i_325/ZN               INV_X1    Fall  1.5310 0.0160 0.0120 0.797942 3.12976  3.9277            1       100                    | 
|    multiplier/i_53/i_381/B1               AOI21_X2  Fall  1.5310 0.0000 0.0120          2.72585                                                   | 
|    multiplier/i_53/i_381/ZN               AOI21_X2  Rise  1.5680 0.0370 0.0300 1.78547  5.20893  6.9944            2       100                    | 
|    multiplier/i_53/i_462/B2               AOI21_X2  Rise  1.5680 0.0000 0.0300          3.48246                                                   | 
|    multiplier/i_53/i_462/ZN               AOI21_X2  Fall  1.5900 0.0220 0.0120 2.3083   3.32239  5.63069           2       100                    | 
|    multiplier/i_53/i_519/A1               OAI22_X1  Fall  1.5900 0.0000 0.0120          1.45808                                                   | 
|    multiplier/i_53/i_519/ZN               OAI22_X1  Rise  1.6190 0.0290 0.0300 0.166339 1.59941  1.76575           1       100                    | 
|    multiplier/i_53/i_520/A1               AND3_X2   Rise  1.6190 0.0000 0.0300          1.59941                                                   | 
|    multiplier/i_53/i_520/ZN               AND3_X2   Rise  1.6660 0.0470 0.0110 0.698244 3.2452   3.94345           1       100                    | 
|    multiplier/i_53/i_521/C2               OAI221_X2 Rise  1.6660 0.0000 0.0110          3.19279                                                   | 
|    multiplier/i_53/i_521/ZN               OAI221_X2 Fall  1.7010 0.0350 0.0230 1.1942   7.23519  8.42939           4       100                    | 
|    multiplier/i_53/i_567/B1               AOI21_X1  Fall  1.7010 0.0000 0.0230          1.44682                                                   | 
|    multiplier/i_53/i_567/ZN               AOI21_X1  Rise  1.7370 0.0360 0.0250 0.249627 2.23275  2.48238           1       100                    | 
|    multiplier/i_53/i_565/A                XNOR2_X1  Rise  1.7370 0.0000 0.0250          2.23275                                                   | 
|    multiplier/i_53/i_565/ZN               XNOR2_X1  Rise  1.7780 0.0410 0.0170 0.250081 0.97463  1.22471           1       100                    | 
|    multiplier/i_53/aggregated_res[14][46]           Rise  1.7780 0.0000                                                                           | 
|    multiplier/i_1_23/A2                   AND2_X1   Rise  1.7780 0.0000 0.0170          0.97463                                                   | 
|    multiplier/i_1_23/ZN                   AND2_X1   Rise  1.8100 0.0320 0.0080 0.161853 0.914139 1.07599           1       100                    | 
|    multiplier/Res_reg[46]/D               DLH_X1    Rise  1.8100 0.0000 0.0080          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[46]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[46]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.6560 1.8100 | 
| data required time                       |  1.8100        | 
|                                          |                | 
| data required time                       |  1.8100        | 
| data arrival time                        | -1.8100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.6560 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6560 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[33]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[33] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120                      5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090             0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150             2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150                      5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100             0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100                      5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130             0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_40/A2                 NOR2_X2   Fall  0.5230 0.0000 0.0130                      3.17833                                                   | 
|    multiplier/i_2/i_40/ZN                 NOR2_X2   Rise  0.5570 0.0340 0.0270             0.325517 4.83664  5.16215           2       100                    | 
|    multiplier/i_2/i_43/A                  INV_X1    Rise  0.5570 0.0000 0.0270                      1.70023                                                   | 
|    multiplier/i_2/i_43/ZN                 INV_X1    Fall  0.5770 0.0200 0.0120             0.409842 6.40188  6.81172           1       100                    | 
|    multiplier/i_2/i_41/B1                 AOI21_X4  Fall  0.5770 0.0000 0.0120                      5.61309                                                   | 
|    multiplier/i_2/i_41/ZN                 AOI21_X4  Rise  0.6310 0.0540 0.0480             6.74993  20.9855  27.7354           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[21]           Rise  0.6310 0.0000                                                                                       | 
|    multiplier/i_0_721/A                   INV_X2    Rise  0.6320 0.0010 0.0480                      3.25089                                                   | 
|    multiplier/i_0_721/ZN                  INV_X2    Fall  0.6700 0.0380 0.0240             8.82508  20.4803  29.3054           13      100                    | 
|    multiplier/i_0_20/B1                   OAI222_X1 Fall  0.6710 0.0010 0.0240                      1.42362                                                   | 
|    multiplier/i_0_20/ZN                   OAI222_X1 Rise  0.7260 0.0550 0.0590             0.340385 2.76208  3.10246           1       100                    | 
|    multiplier/i_53/p_15[22]                         Rise  0.7260 0.0000                                                                                       | 
|    multiplier/i_53/i_127/CI               FA_X1     Rise  0.7260 0.0000 0.0590                      2.76208                                                   | 
|    multiplier/i_53/i_127/S                FA_X1     Fall  0.8380 0.1120 0.0190             1.75287  3.47198  5.22486           1       100                    | 
|    multiplier/i_53/i_129/B                FA_X1     Fall  0.8400 0.0020 0.0190    0.0020            3.39955                                                   | 
|    multiplier/i_53/i_129/CO               FA_X1     Fall  0.9270 0.0870 0.0180             1.27631  3.47198  4.74829           1       100                    | 
|    multiplier/i_53/i_137/B                FA_X1     Fall  0.9280 0.0010 0.0180    0.0010            3.39955                                                   | 
|    multiplier/i_53/i_137/CO               FA_X1     Fall  1.0110 0.0830 0.0150             0.486703 2.76208  3.24878           1       100                    | 
|    multiplier/i_53/i_188/CI               FA_X1     Fall  1.0110 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_188/S                FA_X1     Fall  1.1040 0.0930 0.0170             0.22755  3.47198  3.69954           1       100                    | 
|    multiplier/i_53/i_190/B                FA_X1     Fall  1.1040 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_53/i_190/CO               FA_X1     Fall  1.1860 0.0820 0.0150             0.211796 2.76208  2.97387           1       100                    | 
|    multiplier/i_53/i_206/CI               FA_X1     Fall  1.1860 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_206/S                FA_X1     Rise  1.3030 0.1170 0.0160             0.322045 3.44779  3.76984           1       100                    | 
|    multiplier/i_53/i_207/B                HA_X1     Rise  1.3030 0.0000 0.0160                      3.44779                                                   | 
|    multiplier/i_53/i_207/S                HA_X1     Rise  1.3790 0.0760 0.0480             0.701485 6.65207  7.35356           3       100                    | 
|    multiplier/i_53/i_238/A2               NOR2_X2   Rise  1.3790 0.0000 0.0480                      3.34692                                                   | 
|    multiplier/i_53/i_238/ZN               NOR2_X2   Fall  1.3990 0.0200 0.0150             0.727397 6.77128  7.49868           3       100                    | 
|    multiplier/i_53/i_236/A2               NOR3_X2   Fall  1.3990 0.0000 0.0150                      3.04029                                                   | 
|    multiplier/i_53/i_236/ZN               NOR3_X2   Rise  1.4490 0.0500 0.0290             0.454286 3.37746  3.83175           2       100                    | 
|    multiplier/i_53/i_233/A                OAI21_X1  Rise  1.4490 0.0000 0.0290                      1.67072                                                   | 
|    multiplier/i_53/i_233/ZN               OAI21_X1  Fall  1.4770 0.0280 0.0210             0.457072 3.23394  3.69102           2       100                    | 
|    multiplier/i_53/i_232/B2               OAI21_X1  Fall  1.4770 0.0000 0.0210                      1.55833                                                   | 
|    multiplier/i_53/i_232/ZN               OAI21_X1  Rise  1.5310 0.0540 0.0340             1.16367  3.93298  5.09666           2       100                    | 
|    multiplier/i_53/i_231/A                INV_X1    Rise  1.5310 0.0000 0.0340                      1.70023                                                   | 
|    multiplier/i_53/i_231/ZN               INV_X1    Fall  1.5470 0.0160 0.0120             0.782106 3.3389   4.12101           2       100                    | 
|    multiplier/i_53/i_323/B1               OAI21_X1  Fall  1.5470 0.0000 0.0120                      1.45983                                                   | 
|    multiplier/i_53/i_323/ZN               OAI21_X1  Rise  1.5890 0.0420 0.0310             0.65897  3.81699  4.47596           2       100                    | 
|    multiplier/i_53/i_341/A2               OAI22_X1  Rise  1.5890 0.0000 0.0310                      1.58424                                                   | 
|    multiplier/i_53/i_341/ZN               OAI22_X1  Fall  1.6250 0.0360 0.0210             0.909801 5.02648  5.93628           3       100                    | 
|    multiplier/i_53/i_347/A2               NAND2_X1  Fall  1.6250 0.0000 0.0210                      1.50228                                                   | 
|    multiplier/i_53/i_347/ZN               NAND2_X1  Rise  1.6530 0.0280 0.0150             0.451524 3.37095  3.82247           2       100                    | 
|    multiplier/i_53/i_348/A                INV_X1    Rise  1.6530 0.0000 0.0150                      1.70023                                                   | 
|    multiplier/i_53/i_348/ZN               INV_X1    Fall  1.6620 0.0090 0.0060             0.273834 1.57189  1.84573           1       100                    | 
|    multiplier/i_53/i_18/B2                OAI21_X1  Fall  1.6620 0.0000 0.0060                      1.55833                                                   | 
|    multiplier/i_53/i_18/ZN                OAI21_X1  Rise  1.7090 0.0470 0.0330             0.414132 4.50094  4.91507           1       100                    | 
|    multiplier/i_53/i_17/B                 XOR2_X2   Rise  1.7090 0.0000 0.0330                      4.39563                                                   | 
|    multiplier/i_53/i_17/Z                 XOR2_X2   Rise  1.7550 0.0460 0.0160             0.180091 0.97463  1.15472           1       100                    | 
|    multiplier/i_53/aggregated_res[14][33]           Rise  1.7550 0.0000                                                                                       | 
|    multiplier/i_1_10/A2                   AND2_X1   Rise  1.7550 0.0000 0.0160                      0.97463                                                   | 
|    multiplier/i_1_10/ZN                   AND2_X1   Rise  1.7870 0.0320 0.0080             0.238499 0.914139 1.15264           1       100                    | 
|    multiplier/Res_reg[33]/D               DLH_X1    Rise  1.7870 0.0000 0.0080                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[33]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[33]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.6330 1.7870 | 
| data required time                       |  1.7870        | 
|                                          |                | 
| data required time                       |  1.7870        | 
| data arrival time                        | -1.7870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.6330 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6330 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[40]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[40] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160          1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520 35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520          0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460 7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                           | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460          2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130 0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130          6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220 0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220          6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130 1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090 0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120 0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120          5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090 0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150 2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150          5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100 0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100          5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130 0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_51/A                  INV_X4    Fall  0.5230 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_51/ZN                 INV_X4    Rise  0.5420 0.0190 0.0110 1.00831  12.3097  13.318            3       100                    | 
|    multiplier/i_2/i_50/A1                 NAND4_X2  Rise  0.5420 0.0000 0.0110          2.9221                                                    | 
|    multiplier/i_2/i_50/ZN                 NAND4_X2  Fall  0.5750 0.0330 0.0250 1.35659  6.43046  7.78704           3       100                    | 
|    multiplier/i_2/i_46/A                  INV_X2    Fall  0.5750 0.0000 0.0250          2.94332                                                   | 
|    multiplier/i_2/i_46/ZN                 INV_X2    Rise  0.5990 0.0240 0.0130 0.331991 6.13925  6.47125           1       100                    | 
|    multiplier/i_2/i_44/A                  AOI21_X4  Rise  0.5990 0.0000 0.0130          6.13925                                                   | 
|    multiplier/i_2/i_44/ZN                 AOI21_X4  Fall  0.6210 0.0220 0.0270 4.24281  27.8577  32.1006           11      100                    | 
|    multiplier/i_2/A_imm_2s_complement[22]           Fall  0.6210 0.0000                                                                           | 
|    multiplier/i_0_157/A                   INV_X8    Fall  0.6220 0.0010 0.0270          10.8                                                      | 
|    multiplier/i_0_157/ZN                  INV_X8    Rise  0.6490 0.0270 0.0160 10.1489  22.1863  32.3351           14      100                    | 
|    multiplier/i_0_750/B1                  OAI221_X1 Rise  0.6510 0.0020 0.0160          1.65538                                                   | 
|    multiplier/i_0_750/ZN                  OAI221_X1 Fall  0.6890 0.0380 0.0300 0.473745 3.74571  4.21945           1       100                    | 
|    multiplier/i_53/p_0[24]                          Fall  0.6890 0.0000                                                                           | 
|    multiplier/i_53/i_192/A                FA_X1     Fall  0.6890 0.0000 0.0300          3.6056                                                    | 
|    multiplier/i_53/i_192/CO               FA_X1     Fall  0.7770 0.0880 0.0170 1.2938   2.76208  4.05588           1       100                    | 
|    multiplier/i_53/i_203/CI               FA_X1     Fall  0.7770 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_53/i_203/CO               FA_X1     Fall  0.8510 0.0740 0.0160 0.777889 2.76208  3.53997           1       100                    | 
|    multiplier/i_53/i_211/CI               FA_X1     Fall  0.8510 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_53/i_211/S                FA_X1     Rise  0.9670 0.1160 0.0150 0.549832 2.76208  3.31191           1       100                    | 
|    multiplier/i_53/i_212/CI               FA_X1     Rise  0.9670 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_53/i_212/S                FA_X1     Fall  1.0640 0.0970 0.0180 0.793058 3.47198  4.26504           1       100                    | 
|    multiplier/i_53/i_216/B                FA_X1     Fall  1.0640 0.0000 0.0180          3.39955                                                   | 
|    multiplier/i_53/i_216/CO               FA_X1     Fall  1.1460 0.0820 0.0150 0.205016 2.76208  2.96709           1       100                    | 
|    multiplier/i_53/i_275/CI               FA_X1     Fall  1.1460 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_53/i_275/S                FA_X1     Rise  1.2640 0.1180 0.0160 0.402897 3.47198  3.87488           1       100                    | 
|    multiplier/i_53/i_277/B                FA_X1     Rise  1.2640 0.0000 0.0160          3.47199                                                   | 
|    multiplier/i_53/i_277/S                FA_X1     Fall  1.3660 0.1020 0.0190 0.538648 5.01112  5.54977           2       100                    | 
|    multiplier/i_53/i_295/A2               NOR2_X2   Fall  1.3660 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_53/i_295/ZN               NOR2_X2   Rise  1.3990 0.0330 0.0170 0.362057 3.4147   3.77676           2       100                    | 
|    multiplier/i_53/i_294/A                INV_X1    Rise  1.3990 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_53/i_294/ZN               INV_X1    Fall  1.4120 0.0130 0.0080 0.452719 3.261    3.71372           2       100                    | 
|    multiplier/i_53/i_329/A1               NAND3_X1  Fall  1.4120 0.0000 0.0080          1.56203                                                   | 
|    multiplier/i_53/i_329/ZN               NAND3_X1  Rise  1.4310 0.0190 0.0150 0.589812 2.56829  3.1581            2       100                    | 
|    multiplier/i_53/i_328/A                AOI21_X1  Rise  1.4310 0.0000 0.0150          1.62635                                                   | 
|    multiplier/i_53/i_328/ZN               AOI21_X1  Fall  1.4490 0.0180 0.0120 0.430888 3.42545  3.85634           1       100                    | 
|    multiplier/i_53/i_326/B                AOI211_X2 Fall  1.4490 0.0000 0.0120          3.05015                                                   | 
|    multiplier/i_53/i_326/ZN               AOI211_X2 Rise  1.5150 0.0660 0.0380 0.371043 3.37095  3.74199           2       100                    | 
|    multiplier/i_53/i_325/A                INV_X1    Rise  1.5150 0.0000 0.0380          1.70023                                                   | 
|    multiplier/i_53/i_325/ZN               INV_X1    Fall  1.5310 0.0160 0.0120 0.797942 3.12976  3.9277            1       100                    | 
|    multiplier/i_53/i_381/B1               AOI21_X2  Fall  1.5310 0.0000 0.0120          2.72585                                                   | 
|    multiplier/i_53/i_381/ZN               AOI21_X2  Rise  1.5680 0.0370 0.0300 1.78547  5.20893  6.9944            2       100                    | 
|    multiplier/i_53/i_462/B2               AOI21_X2  Rise  1.5680 0.0000 0.0300          3.48246                                                   | 
|    multiplier/i_53/i_462/ZN               AOI21_X2  Fall  1.5900 0.0220 0.0120 2.3083   3.32239  5.63069           2       100                    | 
|    multiplier/i_53/i_466/A2               NOR2_X1   Fall  1.5900 0.0000 0.0120          1.56385                                                   | 
|    multiplier/i_53/i_466/ZN               NOR2_X1   Rise  1.6340 0.0440 0.0290 0.681849 3.83118  4.51302           2       100                    | 
|    multiplier/i_53/i_497/A1               NAND2_X1  Rise  1.6340 0.0000 0.0290          1.59903                                                   | 
|    multiplier/i_53/i_497/ZN               NAND2_X1  Fall  1.6520 0.0180 0.0110 0.361824 1.67072  2.03254           1       100                    | 
|    multiplier/i_53/i_496/A                OAI21_X1  Fall  1.6520 0.0000 0.0110          1.51857                                                   | 
|    multiplier/i_53/i_496/ZN               OAI21_X1  Rise  1.6790 0.0270 0.0290 0.651042 3.37708  4.02812           2       100                    | 
|    multiplier/i_53/i_494/B2               AOI21_X1  Rise  1.6790 0.0000 0.0290          1.67685                                                   | 
|    multiplier/i_53/i_494/ZN               AOI21_X1  Fall  1.7040 0.0250 0.0150 0.478039 3.84775  4.32579           2       100                    | 
|    multiplier/i_53/i_25/A                 XOR2_X1   Fall  1.7040 0.0000 0.0150          2.18123                                                   | 
|    multiplier/i_53/i_25/Z                 XOR2_X1   Fall  1.7550 0.0510 0.0120 0.246217 0.97463  1.22085           1       100                    | 
|    multiplier/i_53/aggregated_res[14][40]           Fall  1.7550 0.0000                                                                           | 
|    multiplier/i_1_17/A2                   AND2_X1   Fall  1.7550 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_17/ZN                   AND2_X1   Fall  1.7860 0.0310 0.0060 0.181051 0.914139 1.09519           1       100                    | 
|    multiplier/Res_reg[40]/D               DLH_X1    Fall  1.7860 0.0000 0.0060          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[40]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[40]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.6320 1.7860 | 
| data required time                       |  1.7860        | 
|                                          |                | 
| data required time                       |  1.7860        | 
| data arrival time                        | -1.7860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0400 | 
| computed max time borrow          0.9410 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9410 | 
| actual time borrow                0.6320 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6320 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[42]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[42] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120                      5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090             0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150             2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150                      5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100             0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100                      5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130             0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_40/A2                 NOR2_X2   Fall  0.5230 0.0000 0.0130                      3.17833                                                   | 
|    multiplier/i_2/i_40/ZN                 NOR2_X2   Rise  0.5570 0.0340 0.0270             0.325517 4.83664  5.16215           2       100                    | 
|    multiplier/i_2/i_43/A                  INV_X1    Rise  0.5570 0.0000 0.0270                      1.70023                                                   | 
|    multiplier/i_2/i_43/ZN                 INV_X1    Fall  0.5770 0.0200 0.0120             0.409842 6.40188  6.81172           1       100                    | 
|    multiplier/i_2/i_41/B1                 AOI21_X4  Fall  0.5770 0.0000 0.0120                      5.61309                                                   | 
|    multiplier/i_2/i_41/ZN                 AOI21_X4  Rise  0.6310 0.0540 0.0480             6.74993  20.9855  27.7354           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[21]           Rise  0.6310 0.0000                                                                                       | 
|    multiplier/i_0_721/A                   INV_X2    Rise  0.6320 0.0010 0.0480                      3.25089                                                   | 
|    multiplier/i_0_721/ZN                  INV_X2    Fall  0.6700 0.0380 0.0240             8.82508  20.4803  29.3054           13      100                    | 
|    multiplier/i_0_20/B1                   OAI222_X1 Fall  0.6710 0.0010 0.0240                      1.42362                                                   | 
|    multiplier/i_0_20/ZN                   OAI222_X1 Rise  0.7260 0.0550 0.0590             0.340385 2.76208  3.10246           1       100                    | 
|    multiplier/i_53/p_15[22]                         Rise  0.7260 0.0000                                                                                       | 
|    multiplier/i_53/i_127/CI               FA_X1     Rise  0.7260 0.0000 0.0590                      2.76208                                                   | 
|    multiplier/i_53/i_127/S                FA_X1     Fall  0.8380 0.1120 0.0190             1.75287  3.47198  5.22486           1       100                    | 
|    multiplier/i_53/i_129/B                FA_X1     Fall  0.8400 0.0020 0.0190    0.0020            3.39955                                                   | 
|    multiplier/i_53/i_129/CO               FA_X1     Fall  0.9270 0.0870 0.0180             1.27631  3.47198  4.74829           1       100                    | 
|    multiplier/i_53/i_137/B                FA_X1     Fall  0.9280 0.0010 0.0180    0.0010            3.39955                                                   | 
|    multiplier/i_53/i_137/CO               FA_X1     Fall  1.0110 0.0830 0.0150             0.486703 2.76208  3.24878           1       100                    | 
|    multiplier/i_53/i_188/CI               FA_X1     Fall  1.0110 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_188/S                FA_X1     Fall  1.1040 0.0930 0.0170             0.22755  3.47198  3.69954           1       100                    | 
|    multiplier/i_53/i_190/B                FA_X1     Fall  1.1040 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_53/i_190/CO               FA_X1     Fall  1.1860 0.0820 0.0150             0.211796 2.76208  2.97387           1       100                    | 
|    multiplier/i_53/i_206/CI               FA_X1     Fall  1.1860 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_206/S                FA_X1     Rise  1.3030 0.1170 0.0160             0.322045 3.44779  3.76984           1       100                    | 
|    multiplier/i_53/i_207/B                HA_X1     Rise  1.3030 0.0000 0.0160                      3.44779                                                   | 
|    multiplier/i_53/i_207/S                HA_X1     Rise  1.3790 0.0760 0.0480             0.701485 6.65207  7.35356           3       100                    | 
|    multiplier/i_53/i_238/A2               NOR2_X2   Rise  1.3790 0.0000 0.0480                      3.34692                                                   | 
|    multiplier/i_53/i_238/ZN               NOR2_X2   Fall  1.3990 0.0200 0.0150             0.727397 6.77128  7.49868           3       100                    | 
|    multiplier/i_53/i_236/A2               NOR3_X2   Fall  1.3990 0.0000 0.0150                      3.04029                                                   | 
|    multiplier/i_53/i_236/ZN               NOR3_X2   Rise  1.4490 0.0500 0.0290             0.454286 3.37746  3.83175           2       100                    | 
|    multiplier/i_53/i_233/A                OAI21_X1  Rise  1.4490 0.0000 0.0290                      1.67072                                                   | 
|    multiplier/i_53/i_233/ZN               OAI21_X1  Fall  1.4770 0.0280 0.0210             0.457072 3.23394  3.69102           2       100                    | 
|    multiplier/i_53/i_391/B1               OAI21_X1  Fall  1.4770 0.0000 0.0210                      1.45983                                                   | 
|    multiplier/i_53/i_391/ZN               OAI21_X1  Rise  1.5260 0.0490 0.0340             1.81353  3.28638  5.0999            1       100                    | 
|    multiplier/i_53/i_386/A2               NAND3_X2  Rise  1.5260 0.0000 0.0340                      3.28638                                                   | 
|    multiplier/i_53/i_386/ZN               NAND3_X2  Fall  1.5580 0.0320 0.0170             1.80014  4.78628  6.58642           2       100                    | 
|    multiplier/i_53/i_462/B1               AOI21_X2  Fall  1.5580 0.0000 0.0170                      2.72585                                                   | 
|    multiplier/i_53/i_462/ZN               AOI21_X2  Rise  1.5930 0.0350 0.0270             2.3083   3.32239  5.63069           2       100                    | 
|    multiplier/i_53/i_519/A1               OAI22_X1  Rise  1.5930 0.0000 0.0270                      1.67104                                                   | 
|    multiplier/i_53/i_519/ZN               OAI22_X1  Fall  1.6150 0.0220 0.0180             0.166339 1.59941  1.76575           1       100                    | 
|    multiplier/i_53/i_520/A1               AND3_X2   Fall  1.6150 0.0000 0.0180                      1.5713                                                    | 
|    multiplier/i_53/i_520/ZN               AND3_X2   Fall  1.6500 0.0350 0.0070             0.698244 3.2452   3.94345           1       100                    | 
|    multiplier/i_53/i_521/C2               OAI221_X2 Fall  1.6500 0.0000 0.0070                      3.2452                                                    | 
|    multiplier/i_53/i_521/ZN               OAI221_X2 Rise  1.6980 0.0480 0.0490             1.1942   7.23519  8.42939           4       100                    | 
|    multiplier/i_53/i_524/A                XNOR2_X1  Rise  1.6980 0.0000 0.0490                      2.23275                                                   | 
|    multiplier/i_53/i_524/ZN               XNOR2_X1  Rise  1.7450 0.0470 0.0180             0.30463  0.97463  1.27926           1       100                    | 
|    multiplier/i_53/aggregated_res[14][42]           Rise  1.7450 0.0000                                                                                       | 
|    multiplier/i_1_19/A2                   AND2_X1   Rise  1.7450 0.0000 0.0180                      0.97463                                                   | 
|    multiplier/i_1_19/ZN                   AND2_X1   Rise  1.7770 0.0320 0.0080             0.304901 0.914139 1.21904           1       100                    | 
|    multiplier/Res_reg[42]/D               DLH_X1    Rise  1.7770 0.0000 0.0080                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[42]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[42]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.6230 1.7770 | 
| data required time                       |  1.7770        | 
|                                          |                | 
| data required time                       |  1.7770        | 
| data arrival time                        | -1.7770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.6230 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6230 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[39]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[39] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160          1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520 35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520          0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460 7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                           | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460          2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130 0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130          6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220 0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220          6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130 1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090 0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120 0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120          5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090 0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150 2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150          5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100 0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100          5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130 0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_51/A                  INV_X4    Fall  0.5230 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_51/ZN                 INV_X4    Rise  0.5420 0.0190 0.0110 1.00831  12.3097  13.318            3       100                    | 
|    multiplier/i_2/i_50/A1                 NAND4_X2  Rise  0.5420 0.0000 0.0110          2.9221                                                    | 
|    multiplier/i_2/i_50/ZN                 NAND4_X2  Fall  0.5750 0.0330 0.0250 1.35659  6.43046  7.78704           3       100                    | 
|    multiplier/i_2/i_46/A                  INV_X2    Fall  0.5750 0.0000 0.0250          2.94332                                                   | 
|    multiplier/i_2/i_46/ZN                 INV_X2    Rise  0.5990 0.0240 0.0130 0.331991 6.13925  6.47125           1       100                    | 
|    multiplier/i_2/i_44/A                  AOI21_X4  Rise  0.5990 0.0000 0.0130          6.13925                                                   | 
|    multiplier/i_2/i_44/ZN                 AOI21_X4  Fall  0.6210 0.0220 0.0270 4.24281  27.8577  32.1006           11      100                    | 
|    multiplier/i_2/A_imm_2s_complement[22]           Fall  0.6210 0.0000                                                                           | 
|    multiplier/i_0_157/A                   INV_X8    Fall  0.6220 0.0010 0.0270          10.8                                                      | 
|    multiplier/i_0_157/ZN                  INV_X8    Rise  0.6490 0.0270 0.0160 10.1489  22.1863  32.3351           14      100                    | 
|    multiplier/i_0_750/B1                  OAI221_X1 Rise  0.6510 0.0020 0.0160          1.65538                                                   | 
|    multiplier/i_0_750/ZN                  OAI221_X1 Fall  0.6890 0.0380 0.0300 0.473745 3.74571  4.21945           1       100                    | 
|    multiplier/i_53/p_0[24]                          Fall  0.6890 0.0000                                                                           | 
|    multiplier/i_53/i_192/A                FA_X1     Fall  0.6890 0.0000 0.0300          3.6056                                                    | 
|    multiplier/i_53/i_192/CO               FA_X1     Fall  0.7770 0.0880 0.0170 1.2938   2.76208  4.05588           1       100                    | 
|    multiplier/i_53/i_203/CI               FA_X1     Fall  0.7770 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_53/i_203/CO               FA_X1     Fall  0.8510 0.0740 0.0160 0.777889 2.76208  3.53997           1       100                    | 
|    multiplier/i_53/i_211/CI               FA_X1     Fall  0.8510 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_53/i_211/S                FA_X1     Rise  0.9670 0.1160 0.0150 0.549832 2.76208  3.31191           1       100                    | 
|    multiplier/i_53/i_212/CI               FA_X1     Rise  0.9670 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_53/i_212/S                FA_X1     Fall  1.0640 0.0970 0.0180 0.793058 3.47198  4.26504           1       100                    | 
|    multiplier/i_53/i_216/B                FA_X1     Fall  1.0640 0.0000 0.0180          3.39955                                                   | 
|    multiplier/i_53/i_216/CO               FA_X1     Fall  1.1460 0.0820 0.0150 0.205016 2.76208  2.96709           1       100                    | 
|    multiplier/i_53/i_275/CI               FA_X1     Fall  1.1460 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_53/i_275/S                FA_X1     Rise  1.2640 0.1180 0.0160 0.402897 3.47198  3.87488           1       100                    | 
|    multiplier/i_53/i_277/B                FA_X1     Rise  1.2640 0.0000 0.0160          3.47199                                                   | 
|    multiplier/i_53/i_277/S                FA_X1     Fall  1.3660 0.1020 0.0190 0.538648 5.01112  5.54977           2       100                    | 
|    multiplier/i_53/i_295/A2               NOR2_X2   Fall  1.3660 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_53/i_295/ZN               NOR2_X2   Rise  1.3990 0.0330 0.0170 0.362057 3.4147   3.77676           2       100                    | 
|    multiplier/i_53/i_294/A                INV_X1    Rise  1.3990 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_53/i_294/ZN               INV_X1    Fall  1.4120 0.0130 0.0080 0.452719 3.261    3.71372           2       100                    | 
|    multiplier/i_53/i_329/A1               NAND3_X1  Fall  1.4120 0.0000 0.0080          1.56203                                                   | 
|    multiplier/i_53/i_329/ZN               NAND3_X1  Rise  1.4310 0.0190 0.0150 0.589812 2.56829  3.1581            2       100                    | 
|    multiplier/i_53/i_328/A                AOI21_X1  Rise  1.4310 0.0000 0.0150          1.62635                                                   | 
|    multiplier/i_53/i_328/ZN               AOI21_X1  Fall  1.4490 0.0180 0.0120 0.430888 3.42545  3.85634           1       100                    | 
|    multiplier/i_53/i_326/B                AOI211_X2 Fall  1.4490 0.0000 0.0120          3.05015                                                   | 
|    multiplier/i_53/i_326/ZN               AOI211_X2 Rise  1.5150 0.0660 0.0380 0.371043 3.37095  3.74199           2       100                    | 
|    multiplier/i_53/i_325/A                INV_X1    Rise  1.5150 0.0000 0.0380          1.70023                                                   | 
|    multiplier/i_53/i_325/ZN               INV_X1    Fall  1.5310 0.0160 0.0120 0.797942 3.12976  3.9277            1       100                    | 
|    multiplier/i_53/i_381/B1               AOI21_X2  Fall  1.5310 0.0000 0.0120          2.72585                                                   | 
|    multiplier/i_53/i_381/ZN               AOI21_X2  Rise  1.5680 0.0370 0.0300 1.78547  5.20893  6.9944            2       100                    | 
|    multiplier/i_53/i_462/B2               AOI21_X2  Rise  1.5680 0.0000 0.0300          3.48246                                                   | 
|    multiplier/i_53/i_462/ZN               AOI21_X2  Fall  1.5900 0.0220 0.0120 2.3083   3.32239  5.63069           2       100                    | 
|    multiplier/i_53/i_466/A2               NOR2_X1   Fall  1.5900 0.0000 0.0120          1.56385                                                   | 
|    multiplier/i_53/i_466/ZN               NOR2_X1   Rise  1.6340 0.0440 0.0290 0.681849 3.83118  4.51302           2       100                    | 
|    multiplier/i_53/i_497/A1               NAND2_X1  Rise  1.6340 0.0000 0.0290          1.59903                                                   | 
|    multiplier/i_53/i_497/ZN               NAND2_X1  Fall  1.6520 0.0180 0.0110 0.361824 1.67072  2.03254           1       100                    | 
|    multiplier/i_53/i_496/A                OAI21_X1  Fall  1.6520 0.0000 0.0110          1.51857                                                   | 
|    multiplier/i_53/i_496/ZN               OAI21_X1  Rise  1.6790 0.0270 0.0290 0.651042 3.37708  4.02812           2       100                    | 
|    multiplier/i_53/i_495/A                INV_X1    Rise  1.6790 0.0000 0.0290          1.70023                                                   | 
|    multiplier/i_53/i_495/ZN               INV_X1    Fall  1.6910 0.0120 0.0090 0.231968 2.23214  2.46411           1       100                    | 
|    multiplier/i_53/i_24/A                 XOR2_X1   Fall  1.6910 0.0000 0.0090          2.18123                                                   | 
|    multiplier/i_53/i_24/Z                 XOR2_X1   Fall  1.7400 0.0490 0.0110 0.356723 0.97463  1.33135           1       100                    | 
|    multiplier/i_53/aggregated_res[14][39]           Fall  1.7400 0.0000                                                                           | 
|    multiplier/i_1_16/A2                   AND2_X1   Fall  1.7400 0.0000 0.0110          0.894119                                                  | 
|    multiplier/i_1_16/ZN                   AND2_X1   Fall  1.7710 0.0310 0.0060 0.23998  0.914139 1.15412           1       100                    | 
|    multiplier/Res_reg[39]/D               DLH_X1    Fall  1.7710 0.0000 0.0060          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[39]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[39]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.6170 1.7710 | 
| data required time                       |  1.7710        | 
|                                          |                | 
| data required time                       |  1.7710        | 
| data arrival time                        | -1.7710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0400 | 
| computed max time borrow          0.9410 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9410 | 
| actual time borrow                0.6170 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6170 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[29]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120                      5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090             0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150             2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150                      5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100             0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100                      5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130             0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_40/A2                 NOR2_X2   Fall  0.5230 0.0000 0.0130                      3.17833                                                   | 
|    multiplier/i_2/i_40/ZN                 NOR2_X2   Rise  0.5570 0.0340 0.0270             0.325517 4.83664  5.16215           2       100                    | 
|    multiplier/i_2/i_43/A                  INV_X1    Rise  0.5570 0.0000 0.0270                      1.70023                                                   | 
|    multiplier/i_2/i_43/ZN                 INV_X1    Fall  0.5770 0.0200 0.0120             0.409842 6.40188  6.81172           1       100                    | 
|    multiplier/i_2/i_41/B1                 AOI21_X4  Fall  0.5770 0.0000 0.0120                      5.61309                                                   | 
|    multiplier/i_2/i_41/ZN                 AOI21_X4  Rise  0.6310 0.0540 0.0480             6.74993  20.9855  27.7354           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[21]           Rise  0.6310 0.0000                                                                                       | 
|    multiplier/i_0_721/A                   INV_X2    Rise  0.6320 0.0010 0.0480                      3.25089                                                   | 
|    multiplier/i_0_721/ZN                  INV_X2    Fall  0.6700 0.0380 0.0240             8.82508  20.4803  29.3054           13      100                    | 
|    multiplier/i_0_20/B1                   OAI222_X1 Fall  0.6710 0.0010 0.0240                      1.42362                                                   | 
|    multiplier/i_0_20/ZN                   OAI222_X1 Rise  0.7260 0.0550 0.0590             0.340385 2.76208  3.10246           1       100                    | 
|    multiplier/i_53/p_15[22]                         Rise  0.7260 0.0000                                                                                       | 
|    multiplier/i_53/i_127/CI               FA_X1     Rise  0.7260 0.0000 0.0590                      2.76208                                                   | 
|    multiplier/i_53/i_127/S                FA_X1     Fall  0.8380 0.1120 0.0190             1.75287  3.47198  5.22486           1       100                    | 
|    multiplier/i_53/i_129/B                FA_X1     Fall  0.8400 0.0020 0.0190    0.0020            3.39955                                                   | 
|    multiplier/i_53/i_129/CO               FA_X1     Fall  0.9270 0.0870 0.0180             1.27631  3.47198  4.74829           1       100                    | 
|    multiplier/i_53/i_137/B                FA_X1     Fall  0.9280 0.0010 0.0180    0.0010            3.39955                                                   | 
|    multiplier/i_53/i_137/CO               FA_X1     Fall  1.0110 0.0830 0.0150             0.486703 2.76208  3.24878           1       100                    | 
|    multiplier/i_53/i_188/CI               FA_X1     Fall  1.0110 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_188/S                FA_X1     Fall  1.1040 0.0930 0.0170             0.22755  3.47198  3.69954           1       100                    | 
|    multiplier/i_53/i_190/B                FA_X1     Fall  1.1040 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_53/i_190/CO               FA_X1     Fall  1.1860 0.0820 0.0150             0.211796 2.76208  2.97387           1       100                    | 
|    multiplier/i_53/i_206/CI               FA_X1     Fall  1.1860 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_206/S                FA_X1     Rise  1.3030 0.1170 0.0160             0.322045 3.44779  3.76984           1       100                    | 
|    multiplier/i_53/i_207/B                HA_X1     Rise  1.3030 0.0000 0.0160                      3.44779                                                   | 
|    multiplier/i_53/i_207/S                HA_X1     Rise  1.3790 0.0760 0.0480             0.701485 6.65207  7.35356           3       100                    | 
|    multiplier/i_53/i_238/A2               NOR2_X2   Rise  1.3790 0.0000 0.0480                      3.34692                                                   | 
|    multiplier/i_53/i_238/ZN               NOR2_X2   Fall  1.3990 0.0200 0.0150             0.727397 6.77128  7.49868           3       100                    | 
|    multiplier/i_53/i_236/A2               NOR3_X2   Fall  1.3990 0.0000 0.0150                      3.04029                                                   | 
|    multiplier/i_53/i_236/ZN               NOR3_X2   Rise  1.4490 0.0500 0.0290             0.454286 3.37746  3.83175           2       100                    | 
|    multiplier/i_53/i_233/A                OAI21_X1  Rise  1.4490 0.0000 0.0290                      1.67072                                                   | 
|    multiplier/i_53/i_233/ZN               OAI21_X1  Fall  1.4770 0.0280 0.0210             0.457072 3.23394  3.69102           2       100                    | 
|    multiplier/i_53/i_232/B2               OAI21_X1  Fall  1.4770 0.0000 0.0210                      1.55833                                                   | 
|    multiplier/i_53/i_232/ZN               OAI21_X1  Rise  1.5310 0.0540 0.0340             1.16367  3.93298  5.09666           2       100                    | 
|    multiplier/i_53/i_231/A                INV_X1    Rise  1.5310 0.0000 0.0340                      1.70023                                                   | 
|    multiplier/i_53/i_231/ZN               INV_X1    Fall  1.5470 0.0160 0.0120             0.782106 3.3389   4.12101           2       100                    | 
|    multiplier/i_53/i_289/B2               AOI21_X1  Fall  1.5470 0.0000 0.0120                      1.40993                                                   | 
|    multiplier/i_53/i_289/ZN               AOI21_X1  Rise  1.6060 0.0590 0.0460             1.13937  5.90235  7.04172           2       100                    | 
|    multiplier/i_53/i_288/B2               OAI21_X1  Rise  1.6060 0.0000 0.0460                      1.57189                                                   | 
|    multiplier/i_53/i_288/ZN               OAI21_X1  Fall  1.6380 0.0320 0.0200             0.497131 3.37708  3.87421           2       100                    | 
|    multiplier/i_53/i_285/B2               AOI21_X1  Fall  1.6380 0.0000 0.0200                      1.40993                                                   | 
|    multiplier/i_53/i_285/ZN               AOI21_X1  Rise  1.6890 0.0510 0.0360             0.238893 4.50094  4.73983           1       100                    | 
|    multiplier/i_53/i_284/B                XOR2_X2   Rise  1.6890 0.0000 0.0360                      4.39563                                                   | 
|    multiplier/i_53/i_284/Z                XOR2_X2   Rise  1.7360 0.0470 0.0170             0.262307 0.97463  1.23694           1       100                    | 
|    multiplier/i_53/aggregated_res[14][29]           Rise  1.7360 0.0000                                                                                       | 
|    multiplier/i_1_6/A2                    AND2_X1   Rise  1.7360 0.0000 0.0170                      0.97463                                                   | 
|    multiplier/i_1_6/ZN                    AND2_X1   Rise  1.7680 0.0320 0.0080             0.153934 0.914139 1.06807           1       100                    | 
|    multiplier/Res_reg[29]/D               DLH_X1    Rise  1.7680 0.0000 0.0080                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[29]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[29]/G      DLH_X1    Rise  1.1550  0.0020 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.6130 1.7680 | 
| data required time                       |  1.7680        | 
|                                          |                | 
| data required time                       |  1.7680        | 
| data arrival time                        | -1.7680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.6130 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6130 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[36]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[36] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120                      5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090             0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150             2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150                      5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100             0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100                      5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130             0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_40/A2                 NOR2_X2   Fall  0.5230 0.0000 0.0130                      3.17833                                                   | 
|    multiplier/i_2/i_40/ZN                 NOR2_X2   Rise  0.5570 0.0340 0.0270             0.325517 4.83664  5.16215           2       100                    | 
|    multiplier/i_2/i_43/A                  INV_X1    Rise  0.5570 0.0000 0.0270                      1.70023                                                   | 
|    multiplier/i_2/i_43/ZN                 INV_X1    Fall  0.5770 0.0200 0.0120             0.409842 6.40188  6.81172           1       100                    | 
|    multiplier/i_2/i_41/B1                 AOI21_X4  Fall  0.5770 0.0000 0.0120                      5.61309                                                   | 
|    multiplier/i_2/i_41/ZN                 AOI21_X4  Rise  0.6310 0.0540 0.0480             6.74993  20.9855  27.7354           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[21]           Rise  0.6310 0.0000                                                                                       | 
|    multiplier/i_0_721/A                   INV_X2    Rise  0.6320 0.0010 0.0480                      3.25089                                                   | 
|    multiplier/i_0_721/ZN                  INV_X2    Fall  0.6700 0.0380 0.0240             8.82508  20.4803  29.3054           13      100                    | 
|    multiplier/i_0_20/B1                   OAI222_X1 Fall  0.6710 0.0010 0.0240                      1.42362                                                   | 
|    multiplier/i_0_20/ZN                   OAI222_X1 Rise  0.7260 0.0550 0.0590             0.340385 2.76208  3.10246           1       100                    | 
|    multiplier/i_53/p_15[22]                         Rise  0.7260 0.0000                                                                                       | 
|    multiplier/i_53/i_127/CI               FA_X1     Rise  0.7260 0.0000 0.0590                      2.76208                                                   | 
|    multiplier/i_53/i_127/S                FA_X1     Fall  0.8380 0.1120 0.0190             1.75287  3.47198  5.22486           1       100                    | 
|    multiplier/i_53/i_129/B                FA_X1     Fall  0.8400 0.0020 0.0190    0.0020            3.39955                                                   | 
|    multiplier/i_53/i_129/CO               FA_X1     Fall  0.9270 0.0870 0.0180             1.27631  3.47198  4.74829           1       100                    | 
|    multiplier/i_53/i_137/B                FA_X1     Fall  0.9280 0.0010 0.0180    0.0010            3.39955                                                   | 
|    multiplier/i_53/i_137/CO               FA_X1     Fall  1.0110 0.0830 0.0150             0.486703 2.76208  3.24878           1       100                    | 
|    multiplier/i_53/i_188/CI               FA_X1     Fall  1.0110 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_188/S                FA_X1     Fall  1.1040 0.0930 0.0170             0.22755  3.47198  3.69954           1       100                    | 
|    multiplier/i_53/i_190/B                FA_X1     Fall  1.1040 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_53/i_190/CO               FA_X1     Fall  1.1860 0.0820 0.0150             0.211796 2.76208  2.97387           1       100                    | 
|    multiplier/i_53/i_206/CI               FA_X1     Fall  1.1860 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_206/S                FA_X1     Rise  1.3030 0.1170 0.0160             0.322045 3.44779  3.76984           1       100                    | 
|    multiplier/i_53/i_207/B                HA_X1     Rise  1.3030 0.0000 0.0160                      3.44779                                                   | 
|    multiplier/i_53/i_207/S                HA_X1     Rise  1.3790 0.0760 0.0480             0.701485 6.65207  7.35356           3       100                    | 
|    multiplier/i_53/i_238/A2               NOR2_X2   Rise  1.3790 0.0000 0.0480                      3.34692                                                   | 
|    multiplier/i_53/i_238/ZN               NOR2_X2   Fall  1.3990 0.0200 0.0150             0.727397 6.77128  7.49868           3       100                    | 
|    multiplier/i_53/i_236/A2               NOR3_X2   Fall  1.3990 0.0000 0.0150                      3.04029                                                   | 
|    multiplier/i_53/i_236/ZN               NOR3_X2   Rise  1.4490 0.0500 0.0290             0.454286 3.37746  3.83175           2       100                    | 
|    multiplier/i_53/i_233/A                OAI21_X1  Rise  1.4490 0.0000 0.0290                      1.67072                                                   | 
|    multiplier/i_53/i_233/ZN               OAI21_X1  Fall  1.4770 0.0280 0.0210             0.457072 3.23394  3.69102           2       100                    | 
|    multiplier/i_53/i_391/B1               OAI21_X1  Fall  1.4770 0.0000 0.0210                      1.45983                                                   | 
|    multiplier/i_53/i_391/ZN               OAI21_X1  Rise  1.5260 0.0490 0.0340             1.81353  3.28638  5.0999            1       100                    | 
|    multiplier/i_53/i_386/A2               NAND3_X2  Rise  1.5260 0.0000 0.0340                      3.28638                                                   | 
|    multiplier/i_53/i_386/ZN               NAND3_X2  Fall  1.5580 0.0320 0.0170             1.80014  4.78628  6.58642           2       100                    | 
|    multiplier/i_53/i_380/A1               AND2_X2   Fall  1.5580 0.0000 0.0170                      1.57285                                                   | 
|    multiplier/i_53/i_380/ZN               AND2_X2   Fall  1.5920 0.0340 0.0080             0.766776 5.92949  6.69626           2       100                    | 
|    multiplier/i_53/i_435/A1               NAND2_X1  Fall  1.5920 0.0000 0.0080                      1.5292                                                    | 
|    multiplier/i_53/i_435/ZN               NAND2_X1  Rise  1.6060 0.0140 0.0110             0.240931 1.67072  1.91165           1       100                    | 
|    multiplier/i_53/i_434/A                OAI21_X1  Rise  1.6060 0.0000 0.0110                      1.67072                                                   | 
|    multiplier/i_53/i_434/ZN               OAI21_X1  Fall  1.6300 0.0240 0.0200             0.634307 3.37708  4.01139           2       100                    | 
|    multiplier/i_53/i_432/B2               AOI21_X1  Fall  1.6300 0.0000 0.0200                      1.40993                                                   | 
|    multiplier/i_53/i_432/ZN               AOI21_X1  Rise  1.6820 0.0520 0.0360             1.01287  3.84775  4.86063           2       100                    | 
|    multiplier/i_53/i_21/A                 XOR2_X1   Rise  1.6820 0.0000 0.0360                      2.23214                                                   | 
|    multiplier/i_53/i_21/Z                 XOR2_X1   Rise  1.7310 0.0490 0.0190             0.255992 0.97463  1.23062           1       100                    | 
|    multiplier/i_53/aggregated_res[14][36]           Rise  1.7310 0.0000                                                                                       | 
|    multiplier/i_1_13/A2                   AND2_X1   Rise  1.7310 0.0000 0.0190                      0.97463                                                   | 
|    multiplier/i_1_13/ZN                   AND2_X1   Rise  1.7630 0.0320 0.0080             0.243348 0.914139 1.15749           1       100                    | 
|    multiplier/Res_reg[36]/D               DLH_X1    Rise  1.7630 0.0000 0.0080                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[36]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[36]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.6090 1.7630 | 
| data required time                       |  1.7630        | 
|                                          |                | 
| data required time                       |  1.7630        | 
| data arrival time                        | -1.7630        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.6090 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6090 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[32]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[32] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120                      5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090             0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150             2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150                      5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100             0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100                      5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130             0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_40/A2                 NOR2_X2   Fall  0.5230 0.0000 0.0130                      3.17833                                                   | 
|    multiplier/i_2/i_40/ZN                 NOR2_X2   Rise  0.5570 0.0340 0.0270             0.325517 4.83664  5.16215           2       100                    | 
|    multiplier/i_2/i_43/A                  INV_X1    Rise  0.5570 0.0000 0.0270                      1.70023                                                   | 
|    multiplier/i_2/i_43/ZN                 INV_X1    Fall  0.5770 0.0200 0.0120             0.409842 6.40188  6.81172           1       100                    | 
|    multiplier/i_2/i_41/B1                 AOI21_X4  Fall  0.5770 0.0000 0.0120                      5.61309                                                   | 
|    multiplier/i_2/i_41/ZN                 AOI21_X4  Rise  0.6310 0.0540 0.0480             6.74993  20.9855  27.7354           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[21]           Rise  0.6310 0.0000                                                                                       | 
|    multiplier/i_0_721/A                   INV_X2    Rise  0.6320 0.0010 0.0480                      3.25089                                                   | 
|    multiplier/i_0_721/ZN                  INV_X2    Fall  0.6700 0.0380 0.0240             8.82508  20.4803  29.3054           13      100                    | 
|    multiplier/i_0_20/B1                   OAI222_X1 Fall  0.6710 0.0010 0.0240                      1.42362                                                   | 
|    multiplier/i_0_20/ZN                   OAI222_X1 Rise  0.7260 0.0550 0.0590             0.340385 2.76208  3.10246           1       100                    | 
|    multiplier/i_53/p_15[22]                         Rise  0.7260 0.0000                                                                                       | 
|    multiplier/i_53/i_127/CI               FA_X1     Rise  0.7260 0.0000 0.0590                      2.76208                                                   | 
|    multiplier/i_53/i_127/S                FA_X1     Fall  0.8380 0.1120 0.0190             1.75287  3.47198  5.22486           1       100                    | 
|    multiplier/i_53/i_129/B                FA_X1     Fall  0.8400 0.0020 0.0190    0.0020            3.39955                                                   | 
|    multiplier/i_53/i_129/CO               FA_X1     Fall  0.9270 0.0870 0.0180             1.27631  3.47198  4.74829           1       100                    | 
|    multiplier/i_53/i_137/B                FA_X1     Fall  0.9280 0.0010 0.0180    0.0010            3.39955                                                   | 
|    multiplier/i_53/i_137/CO               FA_X1     Fall  1.0110 0.0830 0.0150             0.486703 2.76208  3.24878           1       100                    | 
|    multiplier/i_53/i_188/CI               FA_X1     Fall  1.0110 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_188/S                FA_X1     Fall  1.1040 0.0930 0.0170             0.22755  3.47198  3.69954           1       100                    | 
|    multiplier/i_53/i_190/B                FA_X1     Fall  1.1040 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_53/i_190/CO               FA_X1     Fall  1.1860 0.0820 0.0150             0.211796 2.76208  2.97387           1       100                    | 
|    multiplier/i_53/i_206/CI               FA_X1     Fall  1.1860 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_206/S                FA_X1     Fall  1.2790 0.0930 0.0170             0.322045 3.44779  3.76984           1       100                    | 
|    multiplier/i_53/i_207/B                HA_X1     Fall  1.2790 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_53/i_207/S                HA_X1     Fall  1.3470 0.0680 0.0170             0.701485 6.65207  7.35356           3       100                    | 
|    multiplier/i_53/i_238/A2               NOR2_X2   Fall  1.3470 0.0000 0.0170                      3.17833                                                   | 
|    multiplier/i_53/i_238/ZN               NOR2_X2   Rise  1.3890 0.0420 0.0250             0.727397 6.77128  7.49868           3       100                    | 
|    multiplier/i_53/i_235/A1               NOR2_X1   Rise  1.3890 0.0000 0.0250                      1.71447                                                   | 
|    multiplier/i_53/i_235/ZN               NOR2_X1   Fall  1.4000 0.0110 0.0080             0.239445 1.67753  1.91698           1       100                    | 
|    multiplier/i_53/i_234/A                AOI221_X1 Fall  1.4000 0.0000 0.0080                      1.49739                                                   | 
|    multiplier/i_53/i_234/ZN               AOI221_X1 Rise  1.4870 0.0870 0.0560             0.437607 3.34143  3.77904           2       100                    | 
|    multiplier/i_53/i_232/A                OAI21_X1  Rise  1.4870 0.0000 0.0560                      1.67072                                                   | 
|    multiplier/i_53/i_232/ZN               OAI21_X1  Fall  1.5240 0.0370 0.0190             1.16367  3.93298  5.09666           2       100                    | 
|    multiplier/i_53/i_231/A                INV_X1    Fall  1.5240 0.0000 0.0190                      1.54936                                                   | 
|    multiplier/i_53/i_231/ZN               INV_X1    Rise  1.5480 0.0240 0.0130             0.782106 3.3389   4.12101           2       100                    | 
|    multiplier/i_53/i_323/B1               OAI21_X1  Rise  1.5480 0.0000 0.0130                      1.66205                                                   | 
|    multiplier/i_53/i_323/ZN               OAI21_X1  Fall  1.5690 0.0210 0.0160             0.65897  3.81699  4.47596           2       100                    | 
|    multiplier/i_53/i_341/A2               OAI22_X1  Fall  1.5690 0.0000 0.0160                      1.56451                                                   | 
|    multiplier/i_53/i_341/ZN               OAI22_X1  Rise  1.6260 0.0570 0.0500             0.909801 5.02648  5.93628           3       100                    | 
|    multiplier/i_53/i_342/A                INV_X1    Rise  1.6260 0.0000 0.0500                      1.70023                                                   | 
|    multiplier/i_53/i_342/ZN               INV_X1    Fall  1.6360 0.0100 0.0120             0.16156  1.57189  1.73345           1       100                    | 
|    multiplier/i_53/i_15/B2                OAI21_X1  Fall  1.6360 0.0000 0.0120                      1.55833                                                   | 
|    multiplier/i_53/i_15/ZN                OAI21_X1  Rise  1.6740 0.0380 0.0230             0.384616 2.41145  2.79607           1       100                    | 
|    multiplier/i_53/i_14/B                 XOR2_X1   Rise  1.6740 0.0000 0.0230                      2.36355                                                   | 
|    multiplier/i_53/i_14/Z                 XOR2_X1   Rise  1.7200 0.0460 0.0190             0.238302 0.97463  1.21293           1       100                    | 
|    multiplier/i_53/aggregated_res[14][32]           Rise  1.7200 0.0000                                                                                       | 
|    multiplier/i_1_9/A2                    AND2_X1   Rise  1.7200 0.0000 0.0190                      0.97463                                                   | 
|    multiplier/i_1_9/ZN                    AND2_X1   Rise  1.7520 0.0320 0.0080             0.154064 0.914139 1.0682            1       100                    | 
|    multiplier/Res_reg[32]/D               DLH_X1    Rise  1.7520 0.0000 0.0080                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[32]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[32]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.5980 1.7520 | 
| data required time                       |  1.7520        | 
|                                          |                | 
| data required time                       |  1.7520        | 
| data arrival time                        | -1.7520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.5980 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5980 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[35]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[35] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160          1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520 35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520          0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460 7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                           | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460          2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130 0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130          6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220 0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220          6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130 1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090 0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120 0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120          5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090 0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150 2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150          5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100 0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100          5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130 0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_51/A                  INV_X4    Fall  0.5230 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_51/ZN                 INV_X4    Rise  0.5420 0.0190 0.0110 1.00831  12.3097  13.318            3       100                    | 
|    multiplier/i_2/i_50/A1                 NAND4_X2  Rise  0.5420 0.0000 0.0110          2.9221                                                    | 
|    multiplier/i_2/i_50/ZN                 NAND4_X2  Fall  0.5750 0.0330 0.0250 1.35659  6.43046  7.78704           3       100                    | 
|    multiplier/i_2/i_46/A                  INV_X2    Fall  0.5750 0.0000 0.0250          2.94332                                                   | 
|    multiplier/i_2/i_46/ZN                 INV_X2    Rise  0.5990 0.0240 0.0130 0.331991 6.13925  6.47125           1       100                    | 
|    multiplier/i_2/i_44/A                  AOI21_X4  Rise  0.5990 0.0000 0.0130          6.13925                                                   | 
|    multiplier/i_2/i_44/ZN                 AOI21_X4  Fall  0.6210 0.0220 0.0270 4.24281  27.8577  32.1006           11      100                    | 
|    multiplier/i_2/A_imm_2s_complement[22]           Fall  0.6210 0.0000                                                                           | 
|    multiplier/i_0_157/A                   INV_X8    Fall  0.6220 0.0010 0.0270          10.8                                                      | 
|    multiplier/i_0_157/ZN                  INV_X8    Rise  0.6490 0.0270 0.0160 10.1489  22.1863  32.3351           14      100                    | 
|    multiplier/i_0_750/B1                  OAI221_X1 Rise  0.6510 0.0020 0.0160          1.65538                                                   | 
|    multiplier/i_0_750/ZN                  OAI221_X1 Fall  0.6890 0.0380 0.0300 0.473745 3.74571  4.21945           1       100                    | 
|    multiplier/i_53/p_0[24]                          Fall  0.6890 0.0000                                                                           | 
|    multiplier/i_53/i_192/A                FA_X1     Fall  0.6890 0.0000 0.0300          3.6056                                                    | 
|    multiplier/i_53/i_192/CO               FA_X1     Fall  0.7770 0.0880 0.0170 1.2938   2.76208  4.05588           1       100                    | 
|    multiplier/i_53/i_203/CI               FA_X1     Fall  0.7770 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_53/i_203/CO               FA_X1     Fall  0.8510 0.0740 0.0160 0.777889 2.76208  3.53997           1       100                    | 
|    multiplier/i_53/i_211/CI               FA_X1     Fall  0.8510 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_53/i_211/S                FA_X1     Rise  0.9670 0.1160 0.0150 0.549832 2.76208  3.31191           1       100                    | 
|    multiplier/i_53/i_212/CI               FA_X1     Rise  0.9670 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_53/i_212/S                FA_X1     Fall  1.0640 0.0970 0.0180 0.793058 3.47198  4.26504           1       100                    | 
|    multiplier/i_53/i_216/B                FA_X1     Fall  1.0640 0.0000 0.0180          3.39955                                                   | 
|    multiplier/i_53/i_216/CO               FA_X1     Fall  1.1460 0.0820 0.0150 0.205016 2.76208  2.96709           1       100                    | 
|    multiplier/i_53/i_275/CI               FA_X1     Fall  1.1460 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_53/i_275/S                FA_X1     Rise  1.2640 0.1180 0.0160 0.402897 3.47198  3.87488           1       100                    | 
|    multiplier/i_53/i_277/B                FA_X1     Rise  1.2640 0.0000 0.0160          3.47199                                                   | 
|    multiplier/i_53/i_277/S                FA_X1     Fall  1.3660 0.1020 0.0190 0.538648 5.01112  5.54977           2       100                    | 
|    multiplier/i_53/i_295/A2               NOR2_X2   Fall  1.3660 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_53/i_295/ZN               NOR2_X2   Rise  1.3990 0.0330 0.0170 0.362057 3.4147   3.77676           2       100                    | 
|    multiplier/i_53/i_294/A                INV_X1    Rise  1.3990 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_53/i_294/ZN               INV_X1    Fall  1.4120 0.0130 0.0080 0.452719 3.261    3.71372           2       100                    | 
|    multiplier/i_53/i_329/A1               NAND3_X1  Fall  1.4120 0.0000 0.0080          1.56203                                                   | 
|    multiplier/i_53/i_329/ZN               NAND3_X1  Rise  1.4310 0.0190 0.0150 0.589812 2.56829  3.1581            2       100                    | 
|    multiplier/i_53/i_328/A                AOI21_X1  Rise  1.4310 0.0000 0.0150          1.62635                                                   | 
|    multiplier/i_53/i_328/ZN               AOI21_X1  Fall  1.4490 0.0180 0.0120 0.430888 3.42545  3.85634           1       100                    | 
|    multiplier/i_53/i_326/B                AOI211_X2 Fall  1.4490 0.0000 0.0120          3.05015                                                   | 
|    multiplier/i_53/i_326/ZN               AOI211_X2 Rise  1.5150 0.0660 0.0380 0.371043 3.37095  3.74199           2       100                    | 
|    multiplier/i_53/i_325/A                INV_X1    Rise  1.5150 0.0000 0.0380          1.70023                                                   | 
|    multiplier/i_53/i_325/ZN               INV_X1    Fall  1.5310 0.0160 0.0120 0.797942 3.12976  3.9277            1       100                    | 
|    multiplier/i_53/i_381/B1               AOI21_X2  Fall  1.5310 0.0000 0.0120          2.72585                                                   | 
|    multiplier/i_53/i_381/ZN               AOI21_X2  Rise  1.5680 0.0370 0.0300 1.78547  5.20893  6.9944            2       100                    | 
|    multiplier/i_53/i_380/A2               AND2_X2   Rise  1.5680 0.0000 0.0300          1.72648                                                   | 
|    multiplier/i_53/i_380/ZN               AND2_X2   Rise  1.6080 0.0400 0.0120 0.766776 5.92949  6.69626           2       100                    | 
|    multiplier/i_53/i_435/A1               NAND2_X1  Rise  1.6080 0.0000 0.0120          1.59903                                                   | 
|    multiplier/i_53/i_435/ZN               NAND2_X1  Fall  1.6220 0.0140 0.0080 0.240931 1.67072  1.91165           1       100                    | 
|    multiplier/i_53/i_434/A                OAI21_X1  Fall  1.6220 0.0000 0.0080          1.51857                                                   | 
|    multiplier/i_53/i_434/ZN               OAI21_X1  Rise  1.6470 0.0250 0.0290 0.634307 3.37708  4.01139           2       100                    | 
|    multiplier/i_53/i_433/A                INV_X1    Rise  1.6470 0.0000 0.0290          1.70023                                                   | 
|    multiplier/i_53/i_433/ZN               INV_X1    Fall  1.6580 0.0110 0.0090 0.183034 2.23214  2.41518           1       100                    | 
|    multiplier/i_53/i_20/A                 XOR2_X1   Fall  1.6580 0.0000 0.0090          2.18123                                                   | 
|    multiplier/i_53/i_20/Z                 XOR2_X1   Fall  1.7070 0.0490 0.0110 0.240695 0.97463  1.21533           1       100                    | 
|    multiplier/i_53/aggregated_res[14][35]           Fall  1.7070 0.0000                                                                           | 
|    multiplier/i_1_12/A2                   AND2_X1   Fall  1.7070 0.0000 0.0110          0.894119                                                  | 
|    multiplier/i_1_12/ZN                   AND2_X1   Fall  1.7380 0.0310 0.0060 0.202928 0.914139 1.11707           1       100                    | 
|    multiplier/Res_reg[35]/D               DLH_X1    Fall  1.7380 0.0000 0.0060          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[35]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[35]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.5840 1.7380 | 
| data required time                       |  1.7380        | 
|                                          |                | 
| data required time                       |  1.7380        | 
| data arrival time                        | -1.7380        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time               -0.0400 | 
| computed max time borrow          0.9410 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9410 | 
| actual time borrow                0.5840 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5840 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[28]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120                      5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090             0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150             2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150                      5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100             0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100                      5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130             0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_40/A2                 NOR2_X2   Fall  0.5230 0.0000 0.0130                      3.17833                                                   | 
|    multiplier/i_2/i_40/ZN                 NOR2_X2   Rise  0.5570 0.0340 0.0270             0.325517 4.83664  5.16215           2       100                    | 
|    multiplier/i_2/i_43/A                  INV_X1    Rise  0.5570 0.0000 0.0270                      1.70023                                                   | 
|    multiplier/i_2/i_43/ZN                 INV_X1    Fall  0.5770 0.0200 0.0120             0.409842 6.40188  6.81172           1       100                    | 
|    multiplier/i_2/i_41/B1                 AOI21_X4  Fall  0.5770 0.0000 0.0120                      5.61309                                                   | 
|    multiplier/i_2/i_41/ZN                 AOI21_X4  Rise  0.6310 0.0540 0.0480             6.74993  20.9855  27.7354           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[21]           Rise  0.6310 0.0000                                                                                       | 
|    multiplier/i_0_721/A                   INV_X2    Rise  0.6320 0.0010 0.0480                      3.25089                                                   | 
|    multiplier/i_0_721/ZN                  INV_X2    Fall  0.6700 0.0380 0.0240             8.82508  20.4803  29.3054           13      100                    | 
|    multiplier/i_0_20/B1                   OAI222_X1 Fall  0.6710 0.0010 0.0240                      1.42362                                                   | 
|    multiplier/i_0_20/ZN                   OAI222_X1 Rise  0.7260 0.0550 0.0590             0.340385 2.76208  3.10246           1       100                    | 
|    multiplier/i_53/p_15[22]                         Rise  0.7260 0.0000                                                                                       | 
|    multiplier/i_53/i_127/CI               FA_X1     Rise  0.7260 0.0000 0.0590                      2.76208                                                   | 
|    multiplier/i_53/i_127/S                FA_X1     Fall  0.8380 0.1120 0.0190             1.75287  3.47198  5.22486           1       100                    | 
|    multiplier/i_53/i_129/B                FA_X1     Fall  0.8400 0.0020 0.0190    0.0020            3.39955                                                   | 
|    multiplier/i_53/i_129/CO               FA_X1     Fall  0.9270 0.0870 0.0180             1.27631  3.47198  4.74829           1       100                    | 
|    multiplier/i_53/i_137/B                FA_X1     Fall  0.9280 0.0010 0.0180    0.0010            3.39955                                                   | 
|    multiplier/i_53/i_137/CO               FA_X1     Fall  1.0110 0.0830 0.0150             0.486703 2.76208  3.24878           1       100                    | 
|    multiplier/i_53/i_188/CI               FA_X1     Fall  1.0110 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_188/S                FA_X1     Fall  1.1040 0.0930 0.0170             0.22755  3.47198  3.69954           1       100                    | 
|    multiplier/i_53/i_190/B                FA_X1     Fall  1.1040 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_53/i_190/CO               FA_X1     Fall  1.1860 0.0820 0.0150             0.211796 2.76208  2.97387           1       100                    | 
|    multiplier/i_53/i_206/CI               FA_X1     Fall  1.1860 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_206/S                FA_X1     Rise  1.3030 0.1170 0.0160             0.322045 3.44779  3.76984           1       100                    | 
|    multiplier/i_53/i_207/B                HA_X1     Rise  1.3030 0.0000 0.0160                      3.44779                                                   | 
|    multiplier/i_53/i_207/S                HA_X1     Rise  1.3790 0.0760 0.0480             0.701485 6.65207  7.35356           3       100                    | 
|    multiplier/i_53/i_238/A2               NOR2_X2   Rise  1.3790 0.0000 0.0480                      3.34692                                                   | 
|    multiplier/i_53/i_238/ZN               NOR2_X2   Fall  1.3990 0.0200 0.0150             0.727397 6.77128  7.49868           3       100                    | 
|    multiplier/i_53/i_236/A2               NOR3_X2   Fall  1.3990 0.0000 0.0150                      3.04029                                                   | 
|    multiplier/i_53/i_236/ZN               NOR3_X2   Rise  1.4490 0.0500 0.0290             0.454286 3.37746  3.83175           2       100                    | 
|    multiplier/i_53/i_233/A                OAI21_X1  Rise  1.4490 0.0000 0.0290                      1.67072                                                   | 
|    multiplier/i_53/i_233/ZN               OAI21_X1  Fall  1.4770 0.0280 0.0210             0.457072 3.23394  3.69102           2       100                    | 
|    multiplier/i_53/i_232/B2               OAI21_X1  Fall  1.4770 0.0000 0.0210                      1.55833                                                   | 
|    multiplier/i_53/i_232/ZN               OAI21_X1  Rise  1.5310 0.0540 0.0340             1.16367  3.93298  5.09666           2       100                    | 
|    multiplier/i_53/i_231/A                INV_X1    Rise  1.5310 0.0000 0.0340                      1.70023                                                   | 
|    multiplier/i_53/i_231/ZN               INV_X1    Fall  1.5470 0.0160 0.0120             0.782106 3.3389   4.12101           2       100                    | 
|    multiplier/i_53/i_289/B2               AOI21_X1  Fall  1.5470 0.0000 0.0120                      1.40993                                                   | 
|    multiplier/i_53/i_289/ZN               AOI21_X1  Rise  1.6060 0.0590 0.0460             1.13937  5.90235  7.04172           2       100                    | 
|    multiplier/i_53/i_288/B2               OAI21_X1  Rise  1.6060 0.0000 0.0460                      1.57189                                                   | 
|    multiplier/i_53/i_288/ZN               OAI21_X1  Fall  1.6380 0.0320 0.0200             0.497131 3.37708  3.87421           2       100                    | 
|    multiplier/i_53/i_287/A                INV_X1    Fall  1.6380 0.0000 0.0200                      1.54936                                                   | 
|    multiplier/i_53/i_287/ZN               INV_X1    Rise  1.6630 0.0250 0.0140             0.186475 4.33045  4.51693           1       100                    | 
|    multiplier/i_53/i_11/A                 XOR2_X2   Rise  1.6630 0.0000 0.0140                      4.33045                                                   | 
|    multiplier/i_53/i_11/Z                 XOR2_X2   Rise  1.7060 0.0430 0.0160             0.110171 0.97463  1.0848            1       100                    | 
|    multiplier/i_53/aggregated_res[14][28]           Rise  1.7060 0.0000                                                                                       | 
|    multiplier/i_1_5/A2                    AND2_X1   Rise  1.7060 0.0000 0.0160                      0.97463                                                   | 
|    multiplier/i_1_5/ZN                    AND2_X1   Rise  1.7370 0.0310 0.0080             0.180597 0.914139 1.09474           1       100                    | 
|    multiplier/Res_reg[28]/D               DLH_X1    Rise  1.7370 0.0000 0.0080                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[28]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[28]/G      DLH_X1    Rise  1.1550  0.0020 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.5820 1.7370 | 
| data required time                       |  1.7370        | 
|                                          |                | 
| data required time                       |  1.7370        | 
| data arrival time                        | -1.7370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.5820 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5820 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[38]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[38] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160          1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520 35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520          0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460 7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                           | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460          2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130 0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130          6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220 0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220          6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130 1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090 0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120 0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120          5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090 0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150 2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150          5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100 0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100          5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130 0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_51/A                  INV_X4    Fall  0.5230 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_51/ZN                 INV_X4    Rise  0.5420 0.0190 0.0110 1.00831  12.3097  13.318            3       100                    | 
|    multiplier/i_2/i_50/A1                 NAND4_X2  Rise  0.5420 0.0000 0.0110          2.9221                                                    | 
|    multiplier/i_2/i_50/ZN                 NAND4_X2  Fall  0.5750 0.0330 0.0250 1.35659  6.43046  7.78704           3       100                    | 
|    multiplier/i_2/i_46/A                  INV_X2    Fall  0.5750 0.0000 0.0250          2.94332                                                   | 
|    multiplier/i_2/i_46/ZN                 INV_X2    Rise  0.5990 0.0240 0.0130 0.331991 6.13925  6.47125           1       100                    | 
|    multiplier/i_2/i_44/A                  AOI21_X4  Rise  0.5990 0.0000 0.0130          6.13925                                                   | 
|    multiplier/i_2/i_44/ZN                 AOI21_X4  Fall  0.6210 0.0220 0.0270 4.24281  27.8577  32.1006           11      100                    | 
|    multiplier/i_2/A_imm_2s_complement[22]           Fall  0.6210 0.0000                                                                           | 
|    multiplier/i_0_157/A                   INV_X8    Fall  0.6220 0.0010 0.0270          10.8                                                      | 
|    multiplier/i_0_157/ZN                  INV_X8    Rise  0.6490 0.0270 0.0160 10.1489  22.1863  32.3351           14      100                    | 
|    multiplier/i_0_750/B1                  OAI221_X1 Rise  0.6510 0.0020 0.0160          1.65538                                                   | 
|    multiplier/i_0_750/ZN                  OAI221_X1 Fall  0.6890 0.0380 0.0300 0.473745 3.74571  4.21945           1       100                    | 
|    multiplier/i_53/p_0[24]                          Fall  0.6890 0.0000                                                                           | 
|    multiplier/i_53/i_192/A                FA_X1     Fall  0.6890 0.0000 0.0300          3.6056                                                    | 
|    multiplier/i_53/i_192/CO               FA_X1     Fall  0.7770 0.0880 0.0170 1.2938   2.76208  4.05588           1       100                    | 
|    multiplier/i_53/i_203/CI               FA_X1     Fall  0.7770 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_53/i_203/CO               FA_X1     Fall  0.8510 0.0740 0.0160 0.777889 2.76208  3.53997           1       100                    | 
|    multiplier/i_53/i_211/CI               FA_X1     Fall  0.8510 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_53/i_211/S                FA_X1     Rise  0.9670 0.1160 0.0150 0.549832 2.76208  3.31191           1       100                    | 
|    multiplier/i_53/i_212/CI               FA_X1     Rise  0.9670 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_53/i_212/S                FA_X1     Fall  1.0640 0.0970 0.0180 0.793058 3.47198  4.26504           1       100                    | 
|    multiplier/i_53/i_216/B                FA_X1     Fall  1.0640 0.0000 0.0180          3.39955                                                   | 
|    multiplier/i_53/i_216/CO               FA_X1     Fall  1.1460 0.0820 0.0150 0.205016 2.76208  2.96709           1       100                    | 
|    multiplier/i_53/i_275/CI               FA_X1     Fall  1.1460 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_53/i_275/S                FA_X1     Rise  1.2640 0.1180 0.0160 0.402897 3.47198  3.87488           1       100                    | 
|    multiplier/i_53/i_277/B                FA_X1     Rise  1.2640 0.0000 0.0160          3.47199                                                   | 
|    multiplier/i_53/i_277/S                FA_X1     Fall  1.3660 0.1020 0.0190 0.538648 5.01112  5.54977           2       100                    | 
|    multiplier/i_53/i_295/A2               NOR2_X2   Fall  1.3660 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_53/i_295/ZN               NOR2_X2   Rise  1.3990 0.0330 0.0170 0.362057 3.4147   3.77676           2       100                    | 
|    multiplier/i_53/i_294/A                INV_X1    Rise  1.3990 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_53/i_294/ZN               INV_X1    Fall  1.4120 0.0130 0.0080 0.452719 3.261    3.71372           2       100                    | 
|    multiplier/i_53/i_329/A1               NAND3_X1  Fall  1.4120 0.0000 0.0080          1.56203                                                   | 
|    multiplier/i_53/i_329/ZN               NAND3_X1  Rise  1.4310 0.0190 0.0150 0.589812 2.56829  3.1581            2       100                    | 
|    multiplier/i_53/i_328/A                AOI21_X1  Rise  1.4310 0.0000 0.0150          1.62635                                                   | 
|    multiplier/i_53/i_328/ZN               AOI21_X1  Fall  1.4490 0.0180 0.0120 0.430888 3.42545  3.85634           1       100                    | 
|    multiplier/i_53/i_326/B                AOI211_X2 Fall  1.4490 0.0000 0.0120          3.05015                                                   | 
|    multiplier/i_53/i_326/ZN               AOI211_X2 Rise  1.5150 0.0660 0.0380 0.371043 3.37095  3.74199           2       100                    | 
|    multiplier/i_53/i_325/A                INV_X1    Rise  1.5150 0.0000 0.0380          1.70023                                                   | 
|    multiplier/i_53/i_325/ZN               INV_X1    Fall  1.5310 0.0160 0.0120 0.797942 3.12976  3.9277            1       100                    | 
|    multiplier/i_53/i_381/B1               AOI21_X2  Fall  1.5310 0.0000 0.0120          2.72585                                                   | 
|    multiplier/i_53/i_381/ZN               AOI21_X2  Rise  1.5680 0.0370 0.0300 1.78547  5.20893  6.9944            2       100                    | 
|    multiplier/i_53/i_462/B2               AOI21_X2  Rise  1.5680 0.0000 0.0300          3.48246                                                   | 
|    multiplier/i_53/i_462/ZN               AOI21_X2  Fall  1.5900 0.0220 0.0120 2.3083   3.32239  5.63069           2       100                    | 
|    multiplier/i_53/i_466/A2               NOR2_X1   Fall  1.5900 0.0000 0.0120          1.56385                                                   | 
|    multiplier/i_53/i_466/ZN               NOR2_X1   Rise  1.6340 0.0440 0.0290 0.681849 3.83118  4.51302           2       100                    | 
|    multiplier/i_53/i_469/A                XOR2_X1   Rise  1.6340 0.0000 0.0290          2.23214                                                   | 
|    multiplier/i_53/i_469/Z                XOR2_X1   Rise  1.6830 0.0490 0.0190 0.28772  0.97463  1.26235           1       100                    | 
|    multiplier/i_53/aggregated_res[14][38]           Rise  1.6830 0.0000                                                                           | 
|    multiplier/i_1_15/A2                   AND2_X1   Rise  1.6830 0.0000 0.0190          0.97463                                                   | 
|    multiplier/i_1_15/ZN                   AND2_X1   Rise  1.7150 0.0320 0.0080 0.146776 0.914139 1.06092           1       100                    | 
|    multiplier/Res_reg[38]/D               DLH_X1    Rise  1.7150 0.0000 0.0080          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[38]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[38]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.5610 1.7150 | 
| data required time                       |  1.7150        | 
|                                          |                | 
| data required time                       |  1.7150        | 
| data arrival time                        | -1.7150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.5610 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5610 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[31]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120                      5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090             0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150             2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150                      5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100             0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100                      5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130             0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_40/A2                 NOR2_X2   Fall  0.5230 0.0000 0.0130                      3.17833                                                   | 
|    multiplier/i_2/i_40/ZN                 NOR2_X2   Rise  0.5570 0.0340 0.0270             0.325517 4.83664  5.16215           2       100                    | 
|    multiplier/i_2/i_43/A                  INV_X1    Rise  0.5570 0.0000 0.0270                      1.70023                                                   | 
|    multiplier/i_2/i_43/ZN                 INV_X1    Fall  0.5770 0.0200 0.0120             0.409842 6.40188  6.81172           1       100                    | 
|    multiplier/i_2/i_41/B1                 AOI21_X4  Fall  0.5770 0.0000 0.0120                      5.61309                                                   | 
|    multiplier/i_2/i_41/ZN                 AOI21_X4  Rise  0.6310 0.0540 0.0480             6.74993  20.9855  27.7354           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[21]           Rise  0.6310 0.0000                                                                                       | 
|    multiplier/i_0_721/A                   INV_X2    Rise  0.6320 0.0010 0.0480                      3.25089                                                   | 
|    multiplier/i_0_721/ZN                  INV_X2    Fall  0.6700 0.0380 0.0240             8.82508  20.4803  29.3054           13      100                    | 
|    multiplier/i_0_20/B1                   OAI222_X1 Fall  0.6710 0.0010 0.0240                      1.42362                                                   | 
|    multiplier/i_0_20/ZN                   OAI222_X1 Rise  0.7260 0.0550 0.0590             0.340385 2.76208  3.10246           1       100                    | 
|    multiplier/i_53/p_15[22]                         Rise  0.7260 0.0000                                                                                       | 
|    multiplier/i_53/i_127/CI               FA_X1     Rise  0.7260 0.0000 0.0590                      2.76208                                                   | 
|    multiplier/i_53/i_127/S                FA_X1     Fall  0.8380 0.1120 0.0190             1.75287  3.47198  5.22486           1       100                    | 
|    multiplier/i_53/i_129/B                FA_X1     Fall  0.8400 0.0020 0.0190    0.0020            3.39955                                                   | 
|    multiplier/i_53/i_129/CO               FA_X1     Fall  0.9270 0.0870 0.0180             1.27631  3.47198  4.74829           1       100                    | 
|    multiplier/i_53/i_137/B                FA_X1     Fall  0.9280 0.0010 0.0180    0.0010            3.39955                                                   | 
|    multiplier/i_53/i_137/CO               FA_X1     Fall  1.0110 0.0830 0.0150             0.486703 2.76208  3.24878           1       100                    | 
|    multiplier/i_53/i_188/CI               FA_X1     Fall  1.0110 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_188/S                FA_X1     Fall  1.1040 0.0930 0.0170             0.22755  3.47198  3.69954           1       100                    | 
|    multiplier/i_53/i_190/B                FA_X1     Fall  1.1040 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_53/i_190/CO               FA_X1     Fall  1.1860 0.0820 0.0150             0.211796 2.76208  2.97387           1       100                    | 
|    multiplier/i_53/i_206/CI               FA_X1     Fall  1.1860 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_206/S                FA_X1     Fall  1.2790 0.0930 0.0170             0.322045 3.44779  3.76984           1       100                    | 
|    multiplier/i_53/i_207/B                HA_X1     Fall  1.2790 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_53/i_207/S                HA_X1     Fall  1.3470 0.0680 0.0170             0.701485 6.65207  7.35356           3       100                    | 
|    multiplier/i_53/i_238/A2               NOR2_X2   Fall  1.3470 0.0000 0.0170                      3.17833                                                   | 
|    multiplier/i_53/i_238/ZN               NOR2_X2   Rise  1.3890 0.0420 0.0250             0.727397 6.77128  7.49868           3       100                    | 
|    multiplier/i_53/i_235/A1               NOR2_X1   Rise  1.3890 0.0000 0.0250                      1.71447                                                   | 
|    multiplier/i_53/i_235/ZN               NOR2_X1   Fall  1.4000 0.0110 0.0080             0.239445 1.67753  1.91698           1       100                    | 
|    multiplier/i_53/i_234/A                AOI221_X1 Fall  1.4000 0.0000 0.0080                      1.49739                                                   | 
|    multiplier/i_53/i_234/ZN               AOI221_X1 Rise  1.4870 0.0870 0.0560             0.437607 3.34143  3.77904           2       100                    | 
|    multiplier/i_53/i_232/A                OAI21_X1  Rise  1.4870 0.0000 0.0560                      1.67072                                                   | 
|    multiplier/i_53/i_232/ZN               OAI21_X1  Fall  1.5240 0.0370 0.0190             1.16367  3.93298  5.09666           2       100                    | 
|    multiplier/i_53/i_231/A                INV_X1    Fall  1.5240 0.0000 0.0190                      1.54936                                                   | 
|    multiplier/i_53/i_231/ZN               INV_X1    Rise  1.5480 0.0240 0.0130             0.782106 3.3389   4.12101           2       100                    | 
|    multiplier/i_53/i_323/B1               OAI21_X1  Rise  1.5480 0.0000 0.0130                      1.66205                                                   | 
|    multiplier/i_53/i_323/ZN               OAI21_X1  Fall  1.5690 0.0210 0.0160             0.65897  3.81699  4.47596           2       100                    | 
|    multiplier/i_53/i_341/A2               OAI22_X1  Fall  1.5690 0.0000 0.0160                      1.56451                                                   | 
|    multiplier/i_53/i_341/ZN               OAI22_X1  Rise  1.6260 0.0570 0.0500             0.909801 5.02648  5.93628           3       100                    | 
|    multiplier/i_53/i_347/A2               NAND2_X1  Rise  1.6260 0.0000 0.0500                      1.6642                                                    | 
|    multiplier/i_53/i_347/ZN               NAND2_X1  Fall  1.6520 0.0260 0.0150             0.451524 3.37095  3.82247           2       100                    | 
|    multiplier/i_53/i_349/A                OAI21_X1  Fall  1.6520 0.0000 0.0150                      1.51857                                                   | 
|    multiplier/i_53/i_349/ZN               OAI21_X1  Rise  1.6740 0.0220 0.0170             0.25396  0.97463  1.22859           1       100                    | 
|    multiplier/i_53/aggregated_res[14][31]           Rise  1.6740 0.0000                                                                                       | 
|    multiplier/i_1_8/A2                    AND2_X1   Rise  1.6740 0.0000 0.0170                      0.97463                                                   | 
|    multiplier/i_1_8/ZN                    AND2_X1   Rise  1.7060 0.0320 0.0080             0.2855   0.914139 1.19964           1       100                    | 
|    multiplier/Res_reg[31]/D               DLH_X1    Rise  1.7060 0.0000 0.0080                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[31]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[31]/G      DLH_X1    Rise  1.1550  0.0020 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.5510 1.7060 | 
| data required time                       |  1.7060        | 
|                                          |                | 
| data required time                       |  1.7060        | 
| data arrival time                        | -1.7060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.5510 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5510 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[27]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120                      5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090             0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150             2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150                      5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100             0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100                      5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130             0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_40/A2                 NOR2_X2   Fall  0.5230 0.0000 0.0130                      3.17833                                                   | 
|    multiplier/i_2/i_40/ZN                 NOR2_X2   Rise  0.5570 0.0340 0.0270             0.325517 4.83664  5.16215           2       100                    | 
|    multiplier/i_2/i_43/A                  INV_X1    Rise  0.5570 0.0000 0.0270                      1.70023                                                   | 
|    multiplier/i_2/i_43/ZN                 INV_X1    Fall  0.5770 0.0200 0.0120             0.409842 6.40188  6.81172           1       100                    | 
|    multiplier/i_2/i_41/B1                 AOI21_X4  Fall  0.5770 0.0000 0.0120                      5.61309                                                   | 
|    multiplier/i_2/i_41/ZN                 AOI21_X4  Rise  0.6310 0.0540 0.0480             6.74993  20.9855  27.7354           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[21]           Rise  0.6310 0.0000                                                                                       | 
|    multiplier/i_0_721/A                   INV_X2    Rise  0.6320 0.0010 0.0480                      3.25089                                                   | 
|    multiplier/i_0_721/ZN                  INV_X2    Fall  0.6700 0.0380 0.0240             8.82508  20.4803  29.3054           13      100                    | 
|    multiplier/i_0_20/B1                   OAI222_X1 Fall  0.6710 0.0010 0.0240                      1.42362                                                   | 
|    multiplier/i_0_20/ZN                   OAI222_X1 Rise  0.7260 0.0550 0.0590             0.340385 2.76208  3.10246           1       100                    | 
|    multiplier/i_53/p_15[22]                         Rise  0.7260 0.0000                                                                                       | 
|    multiplier/i_53/i_127/CI               FA_X1     Rise  0.7260 0.0000 0.0590                      2.76208                                                   | 
|    multiplier/i_53/i_127/S                FA_X1     Fall  0.8380 0.1120 0.0190             1.75287  3.47198  5.22486           1       100                    | 
|    multiplier/i_53/i_129/B                FA_X1     Fall  0.8400 0.0020 0.0190    0.0020            3.39955                                                   | 
|    multiplier/i_53/i_129/CO               FA_X1     Fall  0.9270 0.0870 0.0180             1.27631  3.47198  4.74829           1       100                    | 
|    multiplier/i_53/i_137/B                FA_X1     Fall  0.9280 0.0010 0.0180    0.0010            3.39955                                                   | 
|    multiplier/i_53/i_137/CO               FA_X1     Fall  1.0110 0.0830 0.0150             0.486703 2.76208  3.24878           1       100                    | 
|    multiplier/i_53/i_188/CI               FA_X1     Fall  1.0110 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_188/S                FA_X1     Fall  1.1040 0.0930 0.0170             0.22755  3.47198  3.69954           1       100                    | 
|    multiplier/i_53/i_190/B                FA_X1     Fall  1.1040 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_53/i_190/CO               FA_X1     Fall  1.1860 0.0820 0.0150             0.211796 2.76208  2.97387           1       100                    | 
|    multiplier/i_53/i_206/CI               FA_X1     Fall  1.1860 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_206/S                FA_X1     Rise  1.3030 0.1170 0.0160             0.322045 3.44779  3.76984           1       100                    | 
|    multiplier/i_53/i_207/B                HA_X1     Rise  1.3030 0.0000 0.0160                      3.44779                                                   | 
|    multiplier/i_53/i_207/S                HA_X1     Rise  1.3790 0.0760 0.0480             0.701485 6.65207  7.35356           3       100                    | 
|    multiplier/i_53/i_238/A2               NOR2_X2   Rise  1.3790 0.0000 0.0480                      3.34692                                                   | 
|    multiplier/i_53/i_238/ZN               NOR2_X2   Fall  1.3990 0.0200 0.0150             0.727397 6.77128  7.49868           3       100                    | 
|    multiplier/i_53/i_236/A2               NOR3_X2   Fall  1.3990 0.0000 0.0150                      3.04029                                                   | 
|    multiplier/i_53/i_236/ZN               NOR3_X2   Rise  1.4490 0.0500 0.0290             0.454286 3.37746  3.83175           2       100                    | 
|    multiplier/i_53/i_233/A                OAI21_X1  Rise  1.4490 0.0000 0.0290                      1.67072                                                   | 
|    multiplier/i_53/i_233/ZN               OAI21_X1  Fall  1.4770 0.0280 0.0210             0.457072 3.23394  3.69102           2       100                    | 
|    multiplier/i_53/i_232/B2               OAI21_X1  Fall  1.4770 0.0000 0.0210                      1.55833                                                   | 
|    multiplier/i_53/i_232/ZN               OAI21_X1  Rise  1.5310 0.0540 0.0340             1.16367  3.93298  5.09666           2       100                    | 
|    multiplier/i_53/i_231/A                INV_X1    Rise  1.5310 0.0000 0.0340                      1.70023                                                   | 
|    multiplier/i_53/i_231/ZN               INV_X1    Fall  1.5470 0.0160 0.0120             0.782106 3.3389   4.12101           2       100                    | 
|    multiplier/i_53/i_289/B2               AOI21_X1  Fall  1.5470 0.0000 0.0120                      1.40993                                                   | 
|    multiplier/i_53/i_289/ZN               AOI21_X1  Rise  1.6060 0.0590 0.0460             1.13937  5.90235  7.04172           2       100                    | 
|    multiplier/i_53/i_10/A                 XOR2_X2   Rise  1.6060 0.0000 0.0460                      4.33045                                                   | 
|    multiplier/i_53/i_10/Z                 XOR2_X2   Rise  1.6550 0.0490 0.0170             0.232554 0.97463  1.20718           1       100                    | 
|    multiplier/i_53/aggregated_res[14][27]           Rise  1.6550 0.0000                                                                                       | 
|    multiplier/i_1_4/A2                    AND2_X1   Rise  1.6550 0.0000 0.0170                      0.97463                                                   | 
|    multiplier/i_1_4/ZN                    AND2_X1   Rise  1.6870 0.0320 0.0080             0.131113 0.914139 1.04525           1       100                    | 
|    multiplier/Res_reg[27]/D               DLH_X1    Rise  1.6870 0.0000 0.0080                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[27]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[27]/G      DLH_X1    Rise  1.1550  0.0020 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.5320 1.6870 | 
| data required time                       |  1.6870        | 
|                                          |                | 
| data required time                       |  1.6870        | 
| data arrival time                        | -1.6870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.5320 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5320 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[34]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[34] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160          1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520 35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520          0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460 7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                           | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460          2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130 0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130          6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220 0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220          6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130 1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090 0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120 0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120          5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090 0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090          5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150 2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150          5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100 0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100          5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130 0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_51/A                  INV_X4    Fall  0.5230 0.0000 0.0130          5.70005                                                   | 
|    multiplier/i_2/i_51/ZN                 INV_X4    Rise  0.5420 0.0190 0.0110 1.00831  12.3097  13.318            3       100                    | 
|    multiplier/i_2/i_50/A1                 NAND4_X2  Rise  0.5420 0.0000 0.0110          2.9221                                                    | 
|    multiplier/i_2/i_50/ZN                 NAND4_X2  Fall  0.5750 0.0330 0.0250 1.35659  6.43046  7.78704           3       100                    | 
|    multiplier/i_2/i_46/A                  INV_X2    Fall  0.5750 0.0000 0.0250          2.94332                                                   | 
|    multiplier/i_2/i_46/ZN                 INV_X2    Rise  0.5990 0.0240 0.0130 0.331991 6.13925  6.47125           1       100                    | 
|    multiplier/i_2/i_44/A                  AOI21_X4  Rise  0.5990 0.0000 0.0130          6.13925                                                   | 
|    multiplier/i_2/i_44/ZN                 AOI21_X4  Fall  0.6210 0.0220 0.0270 4.24281  27.8577  32.1006           11      100                    | 
|    multiplier/i_2/A_imm_2s_complement[22]           Fall  0.6210 0.0000                                                                           | 
|    multiplier/i_0_157/A                   INV_X8    Fall  0.6220 0.0010 0.0270          10.8                                                      | 
|    multiplier/i_0_157/ZN                  INV_X8    Rise  0.6490 0.0270 0.0160 10.1489  22.1863  32.3351           14      100                    | 
|    multiplier/i_0_750/B1                  OAI221_X1 Rise  0.6510 0.0020 0.0160          1.65538                                                   | 
|    multiplier/i_0_750/ZN                  OAI221_X1 Fall  0.6890 0.0380 0.0300 0.473745 3.74571  4.21945           1       100                    | 
|    multiplier/i_53/p_0[24]                          Fall  0.6890 0.0000                                                                           | 
|    multiplier/i_53/i_192/A                FA_X1     Fall  0.6890 0.0000 0.0300          3.6056                                                    | 
|    multiplier/i_53/i_192/CO               FA_X1     Fall  0.7770 0.0880 0.0170 1.2938   2.76208  4.05588           1       100                    | 
|    multiplier/i_53/i_203/CI               FA_X1     Fall  0.7770 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_53/i_203/CO               FA_X1     Fall  0.8510 0.0740 0.0160 0.777889 2.76208  3.53997           1       100                    | 
|    multiplier/i_53/i_211/CI               FA_X1     Fall  0.8510 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_53/i_211/S                FA_X1     Rise  0.9670 0.1160 0.0150 0.549832 2.76208  3.31191           1       100                    | 
|    multiplier/i_53/i_212/CI               FA_X1     Rise  0.9670 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_53/i_212/S                FA_X1     Fall  1.0640 0.0970 0.0180 0.793058 3.47198  4.26504           1       100                    | 
|    multiplier/i_53/i_216/B                FA_X1     Fall  1.0640 0.0000 0.0180          3.39955                                                   | 
|    multiplier/i_53/i_216/CO               FA_X1     Fall  1.1460 0.0820 0.0150 0.205016 2.76208  2.96709           1       100                    | 
|    multiplier/i_53/i_275/CI               FA_X1     Fall  1.1460 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_53/i_275/S                FA_X1     Rise  1.2640 0.1180 0.0160 0.402897 3.47198  3.87488           1       100                    | 
|    multiplier/i_53/i_277/B                FA_X1     Rise  1.2640 0.0000 0.0160          3.47199                                                   | 
|    multiplier/i_53/i_277/S                FA_X1     Fall  1.3660 0.1020 0.0190 0.538648 5.01112  5.54977           2       100                    | 
|    multiplier/i_53/i_295/A2               NOR2_X2   Fall  1.3660 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_53/i_295/ZN               NOR2_X2   Rise  1.3990 0.0330 0.0170 0.362057 3.4147   3.77676           2       100                    | 
|    multiplier/i_53/i_294/A                INV_X1    Rise  1.3990 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_53/i_294/ZN               INV_X1    Fall  1.4120 0.0130 0.0080 0.452719 3.261    3.71372           2       100                    | 
|    multiplier/i_53/i_329/A1               NAND3_X1  Fall  1.4120 0.0000 0.0080          1.56203                                                   | 
|    multiplier/i_53/i_329/ZN               NAND3_X1  Rise  1.4310 0.0190 0.0150 0.589812 2.56829  3.1581            2       100                    | 
|    multiplier/i_53/i_328/A                AOI21_X1  Rise  1.4310 0.0000 0.0150          1.62635                                                   | 
|    multiplier/i_53/i_328/ZN               AOI21_X1  Fall  1.4490 0.0180 0.0120 0.430888 3.42545  3.85634           1       100                    | 
|    multiplier/i_53/i_326/B                AOI211_X2 Fall  1.4490 0.0000 0.0120          3.05015                                                   | 
|    multiplier/i_53/i_326/ZN               AOI211_X2 Rise  1.5150 0.0660 0.0380 0.371043 3.37095  3.74199           2       100                    | 
|    multiplier/i_53/i_325/A                INV_X1    Rise  1.5150 0.0000 0.0380          1.70023                                                   | 
|    multiplier/i_53/i_325/ZN               INV_X1    Fall  1.5310 0.0160 0.0120 0.797942 3.12976  3.9277            1       100                    | 
|    multiplier/i_53/i_381/B1               AOI21_X2  Fall  1.5310 0.0000 0.0120          2.72585                                                   | 
|    multiplier/i_53/i_381/ZN               AOI21_X2  Rise  1.5680 0.0370 0.0300 1.78547  5.20893  6.9944            2       100                    | 
|    multiplier/i_53/i_380/A2               AND2_X2   Rise  1.5680 0.0000 0.0300          1.72648                                                   | 
|    multiplier/i_53/i_380/ZN               AND2_X2   Rise  1.6080 0.0400 0.0120 0.766776 5.92949  6.69626           2       100                    | 
|    multiplier/i_53/i_376/A                XOR2_X2   Rise  1.6080 0.0000 0.0120          4.33045                                                   | 
|    multiplier/i_53/i_376/Z                XOR2_X2   Rise  1.6510 0.0430 0.0170 0.255316 0.97463  1.22995           1       100                    | 
|    multiplier/i_53/aggregated_res[14][34]           Rise  1.6510 0.0000                                                                           | 
|    multiplier/i_1_11/A2                   AND2_X1   Rise  1.6510 0.0000 0.0170          0.97463                                                   | 
|    multiplier/i_1_11/ZN                   AND2_X1   Rise  1.6830 0.0320 0.0080 0.148699 0.914139 1.06284           1       100                    | 
|    multiplier/Res_reg[34]/D               DLH_X1    Rise  1.6830 0.0000 0.0080          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[34]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[34]/G      DLH_X1    Rise  1.1540  0.0010 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1540 1.1540 | 
| time borrowed from endpoint              |  0.5290 1.6830 | 
| data required time                       |  1.6830        | 
|                                          |                | 
| data required time                       |  1.6830        | 
| data arrival time                        | -1.6830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.5290 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5290 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[30]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120                      5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090             0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150             2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150                      5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100             0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100                      5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130             0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_40/A2                 NOR2_X2   Fall  0.5230 0.0000 0.0130                      3.17833                                                   | 
|    multiplier/i_2/i_40/ZN                 NOR2_X2   Rise  0.5570 0.0340 0.0270             0.325517 4.83664  5.16215           2       100                    | 
|    multiplier/i_2/i_43/A                  INV_X1    Rise  0.5570 0.0000 0.0270                      1.70023                                                   | 
|    multiplier/i_2/i_43/ZN                 INV_X1    Fall  0.5770 0.0200 0.0120             0.409842 6.40188  6.81172           1       100                    | 
|    multiplier/i_2/i_41/B1                 AOI21_X4  Fall  0.5770 0.0000 0.0120                      5.61309                                                   | 
|    multiplier/i_2/i_41/ZN                 AOI21_X4  Rise  0.6310 0.0540 0.0480             6.74993  20.9855  27.7354           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[21]           Rise  0.6310 0.0000                                                                                       | 
|    multiplier/i_0_721/A                   INV_X2    Rise  0.6320 0.0010 0.0480                      3.25089                                                   | 
|    multiplier/i_0_721/ZN                  INV_X2    Fall  0.6700 0.0380 0.0240             8.82508  20.4803  29.3054           13      100                    | 
|    multiplier/i_0_20/B1                   OAI222_X1 Fall  0.6710 0.0010 0.0240                      1.42362                                                   | 
|    multiplier/i_0_20/ZN                   OAI222_X1 Rise  0.7260 0.0550 0.0590             0.340385 2.76208  3.10246           1       100                    | 
|    multiplier/i_53/p_15[22]                         Rise  0.7260 0.0000                                                                                       | 
|    multiplier/i_53/i_127/CI               FA_X1     Rise  0.7260 0.0000 0.0590                      2.76208                                                   | 
|    multiplier/i_53/i_127/S                FA_X1     Fall  0.8380 0.1120 0.0190             1.75287  3.47198  5.22486           1       100                    | 
|    multiplier/i_53/i_129/B                FA_X1     Fall  0.8400 0.0020 0.0190    0.0020            3.39955                                                   | 
|    multiplier/i_53/i_129/CO               FA_X1     Fall  0.9270 0.0870 0.0180             1.27631  3.47198  4.74829           1       100                    | 
|    multiplier/i_53/i_137/B                FA_X1     Fall  0.9280 0.0010 0.0180    0.0010            3.39955                                                   | 
|    multiplier/i_53/i_137/CO               FA_X1     Fall  1.0110 0.0830 0.0150             0.486703 2.76208  3.24878           1       100                    | 
|    multiplier/i_53/i_188/CI               FA_X1     Fall  1.0110 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_188/S                FA_X1     Fall  1.1040 0.0930 0.0170             0.22755  3.47198  3.69954           1       100                    | 
|    multiplier/i_53/i_190/B                FA_X1     Fall  1.1040 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_53/i_190/CO               FA_X1     Fall  1.1860 0.0820 0.0150             0.211796 2.76208  2.97387           1       100                    | 
|    multiplier/i_53/i_206/CI               FA_X1     Fall  1.1860 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_206/S                FA_X1     Rise  1.3030 0.1170 0.0160             0.322045 3.44779  3.76984           1       100                    | 
|    multiplier/i_53/i_207/B                HA_X1     Rise  1.3030 0.0000 0.0160                      3.44779                                                   | 
|    multiplier/i_53/i_207/S                HA_X1     Rise  1.3790 0.0760 0.0480             0.701485 6.65207  7.35356           3       100                    | 
|    multiplier/i_53/i_238/A2               NOR2_X2   Rise  1.3790 0.0000 0.0480                      3.34692                                                   | 
|    multiplier/i_53/i_238/ZN               NOR2_X2   Fall  1.3990 0.0200 0.0150             0.727397 6.77128  7.49868           3       100                    | 
|    multiplier/i_53/i_236/A2               NOR3_X2   Fall  1.3990 0.0000 0.0150                      3.04029                                                   | 
|    multiplier/i_53/i_236/ZN               NOR3_X2   Rise  1.4490 0.0500 0.0290             0.454286 3.37746  3.83175           2       100                    | 
|    multiplier/i_53/i_233/A                OAI21_X1  Rise  1.4490 0.0000 0.0290                      1.67072                                                   | 
|    multiplier/i_53/i_233/ZN               OAI21_X1  Fall  1.4770 0.0280 0.0210             0.457072 3.23394  3.69102           2       100                    | 
|    multiplier/i_53/i_232/B2               OAI21_X1  Fall  1.4770 0.0000 0.0210                      1.55833                                                   | 
|    multiplier/i_53/i_232/ZN               OAI21_X1  Rise  1.5310 0.0540 0.0340             1.16367  3.93298  5.09666           2       100                    | 
|    multiplier/i_53/i_231/A                INV_X1    Rise  1.5310 0.0000 0.0340                      1.70023                                                   | 
|    multiplier/i_53/i_231/ZN               INV_X1    Fall  1.5470 0.0160 0.0120             0.782106 3.3389   4.12101           2       100                    | 
|    multiplier/i_53/i_323/B1               OAI21_X1  Fall  1.5470 0.0000 0.0120                      1.45983                                                   | 
|    multiplier/i_53/i_323/ZN               OAI21_X1  Rise  1.5890 0.0420 0.0310             0.65897  3.81699  4.47596           2       100                    | 
|    multiplier/i_53/i_319/A                XNOR2_X1  Rise  1.5890 0.0000 0.0310                      2.23275                                                   | 
|    multiplier/i_53/i_319/ZN               XNOR2_X1  Rise  1.6320 0.0430 0.0160             0.230833 0.97463  1.20546           1       100                    | 
|    multiplier/i_53/aggregated_res[14][30]           Rise  1.6320 0.0000                                                                                       | 
|    multiplier/i_1_7/A2                    AND2_X1   Rise  1.6320 0.0000 0.0160                      0.97463                                                   | 
|    multiplier/i_1_7/ZN                    AND2_X1   Rise  1.6640 0.0320 0.0080             0.34781  0.914139 1.26195           1       100                    | 
|    multiplier/Res_reg[30]/D               DLH_X1    Rise  1.6640 0.0000 0.0080                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[30]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[30]/G      DLH_X1    Rise  1.1550  0.0020 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.5090 1.6640 | 
| data required time                       |  1.6640        | 
|                                          |                | 
| data required time                       |  1.6640        | 
| data arrival time                        | -1.6640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.5090 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5090 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[25]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_28/A2                 NOR2_X2   Fall  0.4500 0.0000 0.0120                      3.17833                                                   | 
|    multiplier/i_2/i_28/ZN                 NOR2_X2   Rise  0.4840 0.0340 0.0250             0.50749  4.83664  5.34413           2       100                    | 
|    multiplier/i_2/i_27/A                  INV_X1    Rise  0.4840 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_2/i_27/ZN                 INV_X1    Fall  0.5050 0.0210 0.0120             0.522148 6.82938  7.35153           2       100                    | 
|    multiplier/i_2/i_26/A2                 NOR2_X2   Fall  0.5050 0.0000 0.0120                      3.17833                                                   | 
|    multiplier/i_2/i_26/ZN                 NOR2_X2   Rise  0.5390 0.0340 0.0250             0.280562 4.83664  5.1172            2       100                    | 
|    multiplier/i_2/i_25/A                  INV_X1    Rise  0.5390 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_2/i_25/ZN                 INV_X1    Fall  0.5590 0.0200 0.0120             0.216516 6.7132   6.92971           1       100                    | 
|    multiplier/i_2/i_21/B2                 AOI21_X4  Fall  0.5590 0.0000 0.0120                      5.63958                                                   | 
|    multiplier/i_2/i_21/ZN                 AOI21_X4  Rise  0.6210 0.0620 0.0510             9.72937  20.882   30.6114           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[14]           Rise  0.6210 0.0000                                                                                       | 
|    multiplier/i_0_608/A                   INV_X2    Rise  0.6220 0.0010 0.0510                      3.25089                                                   | 
|    multiplier/i_0_608/ZN                  INV_X2    Fall  0.6650 0.0430 0.0280             15.3681  20.566   35.9341           13      100                    | 
|    multiplier/i_0_12/C1                   OAI222_X1 Fall  0.6660 0.0010 0.0280                      1.36144                                                   | 
|    multiplier/i_0_12/ZN                   OAI222_X1 Rise  0.7450 0.0790 0.0690             2.11205  3.47198  5.58403           1       100                    | 
|    multiplier/i_53/p_15[14]                         Rise  0.7450 0.0000                                                                                       | 
|    multiplier/i_53/i_77/B                 FA_X1     Rise  0.7520 0.0070 0.0690    0.0070            3.47199                                                   | 
|    multiplier/i_53/i_77/S                 FA_X1     Fall  0.8610 0.1090 0.0160             0.318424 2.76208  3.0805            1       100                    | 
|    multiplier/i_53/i_87/CI                FA_X1     Fall  0.8610 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_53/i_87/CO                FA_X1     Fall  0.9340 0.0730 0.0150             0.559346 2.76208  3.32142           1       100                    | 
|    multiplier/i_53/i_70/CI                FA_X1     Fall  0.9340 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_70/CO                FA_X1     Fall  1.0070 0.0730 0.0160             0.635087 2.76208  3.39716           1       100                    | 
|    multiplier/i_53/i_71/CI                FA_X1     Fall  1.0070 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_53/i_71/CO                FA_X1     Fall  1.0810 0.0740 0.0160             0.169799 3.47198  3.64178           1       100                    | 
|    multiplier/i_53/i_74/B                 FA_X1     Fall  1.0810 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_53/i_74/S                 FA_X1     Rise  1.2130 0.1320 0.0200             1.01321  5.01945  6.03266           3       100                    | 
|    multiplier/i_53/i_159/B1               OAI222_X1 Rise  1.2130 0.0000 0.0200                      1.61747                                                   | 
|    multiplier/i_53/i_159/ZN               OAI222_X1 Fall  1.2660 0.0530 0.0340             0.699668 6.59169  7.29136           2       100                    | 
|    multiplier/i_53/i_155/C1               OAI222_X2 Fall  1.2660 0.0000 0.0340                      2.89345                                                   | 
|    multiplier/i_53/i_155/ZN               OAI222_X2 Rise  1.3330 0.0670 0.0500             3.09264  1.61424  4.70688           1       100                    | 
|    multiplier/i_53/i_154/A                OAI211_X1 Rise  1.3440 0.0110 0.0500    0.0110            1.61424                                                   | 
|    multiplier/i_53/i_154/ZN               OAI211_X1 Fall  1.3890 0.0450 0.0220             1.2422   2.6152   3.8574            2       100                    | 
|    multiplier/i_53/i_153/A3               NAND3_X1  Fall  1.3890 0.0000 0.0220                      1.48627                                                   | 
|    multiplier/i_53/i_153/ZN               NAND3_X1  Rise  1.4240 0.0350 0.0210             1.99533  3.37095  5.36627           2       100                    | 
|    multiplier/i_53/i_152/A                OAI21_X1  Rise  1.4240 0.0000 0.0210                      1.67072                                                   | 
|    multiplier/i_53/i_152/ZN               OAI21_X1  Fall  1.4510 0.0270 0.0210             0.758077 3.37708  4.13516           2       100                    | 
|    multiplier/i_53/i_8/B2                 AOI21_X1  Fall  1.4510 0.0000 0.0210                      1.40993                                                   | 
|    multiplier/i_53/i_8/ZN                 AOI21_X1  Rise  1.5020 0.0510 0.0350             0.706973 3.93237  4.63935           2       100                    | 
|    multiplier/i_53/i_7/A                  INV_X1    Rise  1.5020 0.0000 0.0350                      1.70023                                                   | 
|    multiplier/i_53/i_7/ZN                 INV_X1    Fall  1.5120 0.0100 0.0090             0.123765 1.67685  1.80062           1       100                    | 
|    multiplier/i_53/i_6/B2                 AOI21_X1  Fall  1.5120 0.0000 0.0090                      1.40993                                                   | 
|    multiplier/i_53/i_6/ZN                 AOI21_X1  Rise  1.5480 0.0360 0.0260             0.280674 2.41145  2.69213           1       100                    | 
|    multiplier/i_53/i_5/B                  XOR2_X1   Rise  1.5480 0.0000 0.0260                      2.36355                                                   | 
|    multiplier/i_53/i_5/Z                  XOR2_X1   Rise  1.5950 0.0470 0.0190             0.273592 0.97463  1.24822           1       100                    | 
|    multiplier/i_53/aggregated_res[14][25]           Rise  1.5950 0.0000                                                                                       | 
|    multiplier/i_1_2/A2                    AND2_X1   Rise  1.5950 0.0000 0.0190                      0.97463                                                   | 
|    multiplier/i_1_2/ZN                    AND2_X1   Rise  1.6280 0.0330 0.0090             0.461699 0.914139 1.37584           1       100                    | 
|    multiplier/Res_reg[25]/D               DLH_X1    Rise  1.6280 0.0000 0.0090                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[25]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[25]/G      DLH_X1    Rise  1.1550  0.0020 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.4730 1.6280 | 
| data required time                       |  1.6280        | 
|                                          |                | 
| data required time                       |  1.6280        | 
| data arrival time                        | -1.6280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.4730 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4730 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[26]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[26] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120                      5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090             0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150             2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_53/A                  INV_X4    Fall  0.4880 0.0010 0.0150                      5.70005                                                   | 
|    multiplier/i_2/i_53/ZN                 INV_X4    Rise  0.5060 0.0180 0.0100             0.729313 9.09137  9.82068           2       100                    | 
|    multiplier/i_2/i_52/A1                 NAND2_X4  Rise  0.5060 0.0000 0.0100                      5.95497                                                   | 
|    multiplier/i_2/i_52/ZN                 NAND2_X4  Fall  0.5230 0.0170 0.0130             0.965902 13.0878  14.0537           3       100                    | 
|    multiplier/i_2/i_40/A2                 NOR2_X2   Fall  0.5230 0.0000 0.0130                      3.17833                                                   | 
|    multiplier/i_2/i_40/ZN                 NOR2_X2   Rise  0.5570 0.0340 0.0270             0.325517 4.83664  5.16215           2       100                    | 
|    multiplier/i_2/i_43/A                  INV_X1    Rise  0.5570 0.0000 0.0270                      1.70023                                                   | 
|    multiplier/i_2/i_43/ZN                 INV_X1    Fall  0.5770 0.0200 0.0120             0.409842 6.40188  6.81172           1       100                    | 
|    multiplier/i_2/i_41/B1                 AOI21_X4  Fall  0.5770 0.0000 0.0120                      5.61309                                                   | 
|    multiplier/i_2/i_41/ZN                 AOI21_X4  Rise  0.6310 0.0540 0.0480             6.74993  20.9855  27.7354           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[21]           Rise  0.6310 0.0000                                                                                       | 
|    multiplier/i_0_721/A                   INV_X2    Rise  0.6320 0.0010 0.0480                      3.25089                                                   | 
|    multiplier/i_0_721/ZN                  INV_X2    Fall  0.6700 0.0380 0.0240             8.82508  20.4803  29.3054           13      100                    | 
|    multiplier/i_0_20/B1                   OAI222_X1 Fall  0.6710 0.0010 0.0240                      1.42362                                                   | 
|    multiplier/i_0_20/ZN                   OAI222_X1 Rise  0.7260 0.0550 0.0590             0.340385 2.76208  3.10246           1       100                    | 
|    multiplier/i_53/p_15[22]                         Rise  0.7260 0.0000                                                                                       | 
|    multiplier/i_53/i_127/CI               FA_X1     Rise  0.7260 0.0000 0.0590                      2.76208                                                   | 
|    multiplier/i_53/i_127/S                FA_X1     Fall  0.8380 0.1120 0.0190             1.75287  3.47198  5.22486           1       100                    | 
|    multiplier/i_53/i_129/B                FA_X1     Fall  0.8400 0.0020 0.0190    0.0020            3.39955                                                   | 
|    multiplier/i_53/i_129/CO               FA_X1     Fall  0.9270 0.0870 0.0180             1.27631  3.47198  4.74829           1       100                    | 
|    multiplier/i_53/i_137/B                FA_X1     Fall  0.9280 0.0010 0.0180    0.0010            3.39955                                                   | 
|    multiplier/i_53/i_137/CO               FA_X1     Fall  1.0110 0.0830 0.0150             0.486703 2.76208  3.24878           1       100                    | 
|    multiplier/i_53/i_188/CI               FA_X1     Fall  1.0110 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_188/S                FA_X1     Fall  1.1040 0.0930 0.0170             0.22755  3.47198  3.69954           1       100                    | 
|    multiplier/i_53/i_190/B                FA_X1     Fall  1.1040 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_53/i_190/CO               FA_X1     Fall  1.1860 0.0820 0.0150             0.211796 2.76208  2.97387           1       100                    | 
|    multiplier/i_53/i_206/CI               FA_X1     Fall  1.1860 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_206/S                FA_X1     Rise  1.3030 0.1170 0.0160             0.322045 3.44779  3.76984           1       100                    | 
|    multiplier/i_53/i_207/B                HA_X1     Rise  1.3030 0.0000 0.0160                      3.44779                                                   | 
|    multiplier/i_53/i_207/S                HA_X1     Rise  1.3790 0.0760 0.0480             0.701485 6.65207  7.35356           3       100                    | 
|    multiplier/i_53/i_238/A2               NOR2_X2   Rise  1.3790 0.0000 0.0480                      3.34692                                                   | 
|    multiplier/i_53/i_238/ZN               NOR2_X2   Fall  1.3990 0.0200 0.0150             0.727397 6.77128  7.49868           3       100                    | 
|    multiplier/i_53/i_236/A2               NOR3_X2   Fall  1.3990 0.0000 0.0150                      3.04029                                                   | 
|    multiplier/i_53/i_236/ZN               NOR3_X2   Rise  1.4490 0.0500 0.0290             0.454286 3.37746  3.83175           2       100                    | 
|    multiplier/i_53/i_233/A                OAI21_X1  Rise  1.4490 0.0000 0.0290                      1.67072                                                   | 
|    multiplier/i_53/i_233/ZN               OAI21_X1  Fall  1.4770 0.0280 0.0210             0.457072 3.23394  3.69102           2       100                    | 
|    multiplier/i_53/i_232/B2               OAI21_X1  Fall  1.4770 0.0000 0.0210                      1.55833                                                   | 
|    multiplier/i_53/i_232/ZN               OAI21_X1  Rise  1.5310 0.0540 0.0340             1.16367  3.93298  5.09666           2       100                    | 
|    multiplier/i_53/i_227/A                XNOR2_X1  Rise  1.5310 0.0000 0.0340                      2.23275                                                   | 
|    multiplier/i_53/i_227/ZN               XNOR2_X1  Rise  1.5750 0.0440 0.0170             0.382501 0.97463  1.35713           1       100                    | 
|    multiplier/i_53/aggregated_res[14][26]           Rise  1.5750 0.0000                                                                                       | 
|    multiplier/i_1_3/A2                    AND2_X1   Rise  1.5750 0.0000 0.0170                      0.97463                                                   | 
|    multiplier/i_1_3/ZN                    AND2_X1   Rise  1.6070 0.0320 0.0080             0.232517 0.914139 1.14666           1       100                    | 
|    multiplier/Res_reg[26]/D               DLH_X1    Rise  1.6070 0.0000 0.0080                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[26]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[26]/G      DLH_X1    Rise  1.1550  0.0020 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.4520 1.6070 | 
| data required time                       |  1.6070        | 
|                                          |                | 
| data required time                       |  1.6070        | 
| data arrival time                        | -1.6070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.4520 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4520 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[24]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_28/A2                 NOR2_X2   Fall  0.4500 0.0000 0.0120                      3.17833                                                   | 
|    multiplier/i_2/i_28/ZN                 NOR2_X2   Rise  0.4840 0.0340 0.0250             0.50749  4.83664  5.34413           2       100                    | 
|    multiplier/i_2/i_27/A                  INV_X1    Rise  0.4840 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_2/i_27/ZN                 INV_X1    Fall  0.5050 0.0210 0.0120             0.522148 6.82938  7.35153           2       100                    | 
|    multiplier/i_2/i_26/A2                 NOR2_X2   Fall  0.5050 0.0000 0.0120                      3.17833                                                   | 
|    multiplier/i_2/i_26/ZN                 NOR2_X2   Rise  0.5390 0.0340 0.0250             0.280562 4.83664  5.1172            2       100                    | 
|    multiplier/i_2/i_25/A                  INV_X1    Rise  0.5390 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_2/i_25/ZN                 INV_X1    Fall  0.5590 0.0200 0.0120             0.216516 6.7132   6.92971           1       100                    | 
|    multiplier/i_2/i_21/B2                 AOI21_X4  Fall  0.5590 0.0000 0.0120                      5.63958                                                   | 
|    multiplier/i_2/i_21/ZN                 AOI21_X4  Rise  0.6210 0.0620 0.0510             9.72937  20.882   30.6114           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[14]           Rise  0.6210 0.0000                                                                                       | 
|    multiplier/i_0_608/A                   INV_X2    Rise  0.6220 0.0010 0.0510                      3.25089                                                   | 
|    multiplier/i_0_608/ZN                  INV_X2    Fall  0.6650 0.0430 0.0280             15.3681  20.566   35.9341           13      100                    | 
|    multiplier/i_0_12/C1                   OAI222_X1 Fall  0.6660 0.0010 0.0280                      1.36144                                                   | 
|    multiplier/i_0_12/ZN                   OAI222_X1 Rise  0.7450 0.0790 0.0690             2.11205  3.47198  5.58403           1       100                    | 
|    multiplier/i_53/p_15[14]                         Rise  0.7450 0.0000                                                                                       | 
|    multiplier/i_53/i_77/B                 FA_X1     Rise  0.7520 0.0070 0.0690    0.0070            3.47199                                                   | 
|    multiplier/i_53/i_77/S                 FA_X1     Fall  0.8610 0.1090 0.0160             0.318424 2.76208  3.0805            1       100                    | 
|    multiplier/i_53/i_87/CI                FA_X1     Fall  0.8610 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_53/i_87/CO                FA_X1     Fall  0.9340 0.0730 0.0150             0.559346 2.76208  3.32142           1       100                    | 
|    multiplier/i_53/i_70/CI                FA_X1     Fall  0.9340 0.0000 0.0150                      2.66475                                                   | 
|    multiplier/i_53/i_70/CO                FA_X1     Fall  1.0070 0.0730 0.0160             0.635087 2.76208  3.39716           1       100                    | 
|    multiplier/i_53/i_71/CI                FA_X1     Fall  1.0070 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_53/i_71/CO                FA_X1     Fall  1.0810 0.0740 0.0160             0.169799 3.47198  3.64178           1       100                    | 
|    multiplier/i_53/i_74/B                 FA_X1     Fall  1.0810 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_53/i_74/S                 FA_X1     Rise  1.2130 0.1320 0.0200             1.01321  5.01945  6.03266           3       100                    | 
|    multiplier/i_53/i_159/B1               OAI222_X1 Rise  1.2130 0.0000 0.0200                      1.61747                                                   | 
|    multiplier/i_53/i_159/ZN               OAI222_X1 Fall  1.2660 0.0530 0.0340             0.699668 6.59169  7.29136           2       100                    | 
|    multiplier/i_53/i_155/C1               OAI222_X2 Fall  1.2660 0.0000 0.0340                      2.89345                                                   | 
|    multiplier/i_53/i_155/ZN               OAI222_X2 Rise  1.3330 0.0670 0.0500             3.09264  1.61424  4.70688           1       100                    | 
|    multiplier/i_53/i_154/A                OAI211_X1 Rise  1.3440 0.0110 0.0500    0.0110            1.61424                                                   | 
|    multiplier/i_53/i_154/ZN               OAI211_X1 Fall  1.3890 0.0450 0.0220             1.2422   2.6152   3.8574            2       100                    | 
|    multiplier/i_53/i_153/A3               NAND3_X1  Fall  1.3890 0.0000 0.0220                      1.48627                                                   | 
|    multiplier/i_53/i_153/ZN               NAND3_X1  Rise  1.4240 0.0350 0.0210             1.99533  3.37095  5.36627           2       100                    | 
|    multiplier/i_53/i_152/A                OAI21_X1  Rise  1.4240 0.0000 0.0210                      1.67072                                                   | 
|    multiplier/i_53/i_152/ZN               OAI21_X1  Fall  1.4510 0.0270 0.0210             0.758077 3.37708  4.13516           2       100                    | 
|    multiplier/i_53/i_8/B2                 AOI21_X1  Fall  1.4510 0.0000 0.0210                      1.40993                                                   | 
|    multiplier/i_53/i_8/ZN                 AOI21_X1  Rise  1.5020 0.0510 0.0350             0.706973 3.93237  4.63935           2       100                    | 
|    multiplier/i_53/i_3/A                  XOR2_X1   Rise  1.5020 0.0000 0.0350                      2.23214                                                   | 
|    multiplier/i_53/i_3/Z                  XOR2_X1   Rise  1.5530 0.0510 0.0210             0.517002 0.97463  1.49163           1       100                    | 
|    multiplier/i_53/aggregated_res[14][24]           Rise  1.5530 0.0000                                                                                       | 
|    multiplier/i_1_1/A2                    AND2_X1   Rise  1.5530 0.0000 0.0210                      0.97463                                                   | 
|    multiplier/i_1_1/ZN                    AND2_X1   Rise  1.5870 0.0340 0.0090             0.556165 0.914139 1.4703            1       100                    | 
|    multiplier/Res_reg[24]/D               DLH_X1    Rise  1.5870 0.0000 0.0090                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[24]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[24]/G      DLH_X1    Rise  1.1550  0.0020 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.4320 1.5870 | 
| data required time                       |  1.5870        | 
|                                          |                | 
| data required time                       |  1.5870        | 
| data arrival time                        | -1.5870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.4320 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4320 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[23]/D 
  
 Path Start Point : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                        Rise  0.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_56/A          CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z          CLKBUF_X1 Rise  0.0600 0.0590 0.0160             0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1                   AOI21_X1  Rise  0.0600 0.0000 0.0160                      1.647                                       F             | 
|    multiplier/i_1_49/ZN                   AOI21_X1  Fall  0.0860 0.0260 0.0310             0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A         INV_X4    Fall  0.0860 0.0000 0.0310                      5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN        INV_X4    Rise  0.1540 0.0680 0.0520             35.7221  46.3184  82.0405           47      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier/A_in_reg[4]/G               DLH_X1    Rise  0.1570 0.0030 0.0520                      0.985498                                    F             | 
|    multiplier/A_in_reg[4]/Q               DLH_X1    Fall  0.2800 0.1230 0.0460             7.08197  29.8561  36.9381           15      100      F             | 
|    multiplier/i_2/A_imm[4]                          Fall  0.2800 0.0000                                                                                       | 
|    multiplier/i_2/i_74/A2                 OR3_X4    Fall  0.2820 0.0020 0.0460                      2.97638                                                   | 
|    multiplier/i_2/i_74/ZN                 OR3_X4    Fall  0.3660 0.0840 0.0130             0.680812 8.33471  9.01552           2       100                    | 
|    multiplier/i_2/i_73/A2                 NOR2_X4   Fall  0.3660 0.0000 0.0130                      6.33856                                                   | 
|    multiplier/i_2/i_73/ZN                 NOR2_X4   Rise  0.3950 0.0290 0.0220             0.327243 6.20185  6.52909           1       100                    | 
|    multiplier/i_2/i_72/A2                 NAND2_X4  Rise  0.3950 0.0000 0.0220                      6.20185                                                   | 
|    multiplier/i_2/i_72/ZN                 NAND2_X4  Fall  0.4160 0.0210 0.0130             1.23278  13.1067  14.3395           4       100                    | 
|    multiplier/i_2/i_57/A                  INV_X4    Fall  0.4160 0.0000 0.0130                      5.70005                                                   | 
|    multiplier/i_2/i_57/ZN                 INV_X4    Rise  0.4330 0.0170 0.0090             0.606704 9.09137  9.69808           2       100                    | 
|    multiplier/i_2/i_56/A1                 NAND2_X4  Rise  0.4330 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_56/ZN                 NAND2_X4  Fall  0.4500 0.0170 0.0120             0.88168  14.8023  15.684            4       100                    | 
|    multiplier/i_2/i_55/A                  INV_X4    Fall  0.4500 0.0000 0.0120                      5.70005                                                   | 
|    multiplier/i_2/i_55/ZN                 INV_X4    Rise  0.4660 0.0160 0.0090             0.457485 9.09137  9.54886           2       100                    | 
|    multiplier/i_2/i_54/A1                 NAND2_X4  Rise  0.4660 0.0000 0.0090                      5.95497                                                   | 
|    multiplier/i_2/i_54/ZN                 NAND2_X4  Fall  0.4870 0.0210 0.0150             2.10764  19.7176  21.8252           4       100                    | 
|    multiplier/i_2/i_38/A2                 NOR2_X4   Fall  0.4880 0.0010 0.0150                      6.33856                                                   | 
|    multiplier/i_2/i_38/ZN                 NOR2_X4   Rise  0.5220 0.0340 0.0260             0.538343 9.39483  9.93317           2       100                    | 
|    multiplier/i_2/i_37/A                  INV_X4    Rise  0.5220 0.0000 0.0260                      6.25843                                                   | 
|    multiplier/i_2/i_37/ZN                 INV_X4    Fall  0.5340 0.0120 0.0090             0.705468 10.1658  10.8713           2       100                    | 
|    multiplier/i_2/i_36/A2                 NOR2_X4   Fall  0.5340 0.0000 0.0090                      6.33856                                                   | 
|    multiplier/i_2/i_36/ZN                 NOR2_X4   Rise  0.5600 0.0260 0.0200             0.572093 4.83664  5.40873           2       100                    | 
|    multiplier/i_2/i_30/A                  AOI21_X2  Rise  0.5600 0.0000 0.0200                      3.13641                                                   | 
|    multiplier/i_2/i_30/ZN                 AOI21_X2  Fall  0.5920 0.0320 0.0440             6.42251  20.882   27.3045           12      100                    | 
|    multiplier/i_2/A_imm_2s_complement[17]           Fall  0.5920 0.0000                                                                                       | 
|    multiplier/i_0_717/A                   INV_X2    Fall  0.5930 0.0010 0.0440                      2.94332                                                   | 
|    multiplier/i_0_717/ZN                  INV_X2    Rise  0.6600 0.0670 0.0440             13.5594  20.4803  34.0397           13      100                    | 
|    multiplier/i_0_15/C1                   OAI222_X1 Rise  0.6610 0.0010 0.0440                      1.59642                                                   | 
|    multiplier/i_0_15/ZN                   OAI222_X1 Fall  0.7090 0.0480 0.0310             0.893163 2.76208  3.65524           1       100                    | 
|    multiplier/i_53/p_15[17]                         Fall  0.7090 0.0000                                                                                       | 
|    multiplier/i_53/i_65/CI                FA_X1     Fall  0.7090 0.0000 0.0310                      2.66475                                                   | 
|    multiplier/i_53/i_65/CO                FA_X1     Fall  0.7940 0.0850 0.0180             1.85772  3.47198  5.32971           1       100                    | 
|    multiplier/i_53/i_63/B                 FA_X1     Fall  0.7940 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_53/i_63/CO                FA_X1     Fall  0.8800 0.0860 0.0170             0.84334  3.47198  4.31532           1       100                    | 
|    multiplier/i_53/i_44/B                 FA_X1     Fall  0.8800 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_53/i_44/CO                FA_X1     Fall  0.9660 0.0860 0.0170             1.71986  2.76208  4.48194           1       100                    | 
|    multiplier/i_53/i_50/CI                FA_X1     Fall  0.9660 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_53/i_50/CO                FA_X1     Fall  1.0410 0.0750 0.0160             0.318478 3.47198  3.79046           1       100                    | 
|    multiplier/i_53/i_59/B                 FA_X1     Fall  1.0410 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_53/i_59/S                 FA_X1     Rise  1.1660 0.1250 0.0140             0.351778 2.76208  3.11386           1       100                    | 
|    multiplier/i_53/i_60/CI                FA_X1     Rise  1.1660 0.0000 0.0140                      2.76208                                                   | 
|    multiplier/i_53/i_60/S                 FA_X1     Fall  1.2670 0.1010 0.0200             1.62582  4.85633  6.48215           3       100                    | 
|    multiplier/i_53/i_185/B2               OAI222_X1 Fall  1.2670 0.0000 0.0200                      1.60118                                                   | 
|    multiplier/i_53/i_185/ZN               OAI222_X1 Rise  1.3290 0.0620 0.0560             0.427926 3.37127  3.7992            2       100                    | 
|    multiplier/i_53/i_184/A                INV_X1    Rise  1.3290 0.0000 0.0560                      1.70023                                                   | 
|    multiplier/i_53/i_184/ZN               INV_X1    Fall  1.3400 0.0110 0.0130             0.492062 1.65728  2.14934           1       100                    | 
|    multiplier/i_53/i_154/B                OAI211_X1 Fall  1.3400 0.0000 0.0130                      1.49832                                                   | 
|    multiplier/i_53/i_154/ZN               OAI211_X1 Rise  1.3710 0.0310 0.0310             1.2422   2.6152   3.8574            2       100                    | 
|    multiplier/i_53/i_153/A3               NAND3_X1  Rise  1.3730 0.0020 0.0310    0.0020            1.65038                                                   | 
|    multiplier/i_53/i_153/ZN               NAND3_X1  Fall  1.4090 0.0360 0.0200             1.99533  3.37095  5.36627           2       100                    | 
|    multiplier/i_53/i_152/A                OAI21_X1  Fall  1.4090 0.0000 0.0200                      1.51857                                                   | 
|    multiplier/i_53/i_152/ZN               OAI21_X1  Rise  1.4410 0.0320 0.0300             0.758077 3.37708  4.13516           2       100                    | 
|    multiplier/i_53/i_151/A                INV_X1    Rise  1.4410 0.0000 0.0300                      1.70023                                                   | 
|    multiplier/i_53/i_151/ZN               INV_X1    Fall  1.4510 0.0100 0.0080             0.133836 1.62635  1.76019           1       100                    | 
|    multiplier/i_53/i_148/A                AOI21_X1  Fall  1.4510 0.0000 0.0080                      1.53534                                                   | 
|    multiplier/i_53/i_148/ZN               AOI21_X1  Rise  1.4940 0.0430 0.0260             0.381076 2.23275  2.61383           1       100                    | 
|    multiplier/i_53/i_146/A                XNOR2_X1  Rise  1.4940 0.0000 0.0260                      2.23275                                                   | 
|    multiplier/i_53/i_146/ZN               XNOR2_X1  Rise  1.5360 0.0420 0.0180             0.59078  0.97463  1.56541           1       100                    | 
|    multiplier/i_53/aggregated_res[14][23]           Rise  1.5360 0.0000                                                                                       | 
|    multiplier/i_1_0/A2                    AND2_X1   Rise  1.5360 0.0000 0.0180                      0.97463                                                   | 
|    multiplier/i_1_0/ZN                    AND2_X1   Rise  1.5680 0.0320 0.0080             0.219167 0.914139 1.13331           1       100                    | 
|    multiplier/Res_reg[23]/D               DLH_X1    Rise  1.5680 0.0000 0.0080                      0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[23]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid1_57/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_57/Z CLKBUF_X1 Fall  1.0810  0.0810 0.0270             6.89952  3.14281  10.0423           1       100      F    K        | 
|    multiplier/i_1_73/A2          NAND2_X2  Fall  1.0800 -0.0010 0.0270    -0.0010           3.14281                                     F             | 
|    multiplier/i_1_73/ZN          NAND2_X2  Rise  1.1530  0.0730 0.0540             20.3058  22.353   42.6587           25      100      F    K        | 
|    multiplier/Res_reg[23]/G      DLH_X1    Rise  1.1550  0.0020 0.0540                      0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1550 1.1550 | 
| time borrowed from endpoint              |  0.4130 1.5680 | 
| data required time                       |  1.5680        | 
|                                          |                | 
| data required time                       |  1.5680        | 
| data arrival time                        | -1.5680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0190 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0000 | 
| library setup time                0.0040 | 
| computed max time borrow          0.9850 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.4130 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4130 | 
--------------------------------------------


 Timing Path to Res_reg[4]/D 
  
 Path Start Point : A_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                | 
|    A_reg_reg[19]/G    DLH_X1    Rise  1.1820 0.0060 0.0860                      0.985498                                    F             | 
|    A_reg_reg[19]/Q    DLH_X1    Fall  1.2570 0.0750 0.0130             1.12764  2.58058  3.70822           2       100      F             | 
|    i_0_1_99/A4        NOR4_X1   Fall  1.2570 0.0000 0.0130                      1.55423                                                   | 
|    i_0_1_99/ZN        NOR4_X1   Rise  1.3510 0.0940 0.0550             2.09894  0.902272 3.00121           1       100                    | 
|    i_0_1_94/A2        AND4_X1   Rise  1.3560 0.0050 0.0550    0.0050            0.902272                                                  | 
|    i_0_1_94/ZN        AND4_X1   Rise  1.4260 0.0700 0.0140             0.657606 1.65038  2.30798           1       100                    | 
|    i_0_1_93/A3        NAND3_X1  Rise  1.4260 0.0000 0.0140                      1.65038                                                   | 
|    i_0_1_93/ZN        NAND3_X1  Fall  1.4770 0.0510 0.0370             6.60717  4.87309  11.4803           3       100                    | 
|    i_0_1_90/B2        OAI22_X1  Fall  1.4790 0.0020 0.0370    0.0010            1.55047                                                   | 
|    i_0_1_90/ZN        OAI22_X1  Rise  1.5340 0.0550 0.0310             0.241004 1.65135  1.89235           1       100                    | 
|    i_0_1_89/A2        NOR2_X1   Rise  1.5340 0.0000 0.0310                      1.65135                                                   | 
|    i_0_1_89/ZN        NOR2_X1   Fall  1.5560 0.0220 0.0260             0.888944 4.87626  5.7652            3       100                    | 
|    i_0_1_20/A1        NAND2_X1  Fall  1.5560 0.0000 0.0260                      1.5292                                                    | 
|    i_0_1_20/ZN        NAND2_X1  Rise  1.6450 0.0890 0.0710             3.0018   25.9167  28.9185           10      100                    | 
|    i_0_1_18/A3        NOR3_X4   Rise  1.6450 0.0000 0.0710                      6.10536                                                   | 
|    i_0_1_18/ZN        NOR3_X4   Fall  1.6880 0.0430 0.0290             9.0621   37.1744  46.2365           22      100                    | 
|    i_0_1_27/A2        AOI22_X1  Fall  1.6900 0.0020 0.0290                      1.43339                                                   | 
|    i_0_1_27/ZN        AOI22_X1  Rise  1.7380 0.0480 0.0280             0.554856 1.70023  2.25509           1       100                    | 
|    i_0_1_26/A         INV_X1    Rise  1.7380 0.0000 0.0280                      1.70023                                                   | 
|    i_0_1_26/ZN        INV_X1    Fall  1.7460 0.0080 0.0070             0.254623 0.914139 1.16876           1       100                    | 
|    Res_reg[4]/D       DLH_X1    Fall  1.7460 0.0000 0.0070                      0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[4]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[4]/G                  DLH_X1    Rise  0.1340 0.0010 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1340 2.1340 | 
| data required time                       |  2.1340        | 
|                                          |                | 
| data required time                       |  2.1340        | 
| data arrival time                        | -1.7460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3880        | 
-------------------------------------------------------------


 Timing Path to Res_reg[1]/D 
  
 Path Start Point : A_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                | 
|    A_reg_reg[19]/G    DLH_X1    Rise  1.1820 0.0060 0.0860                      0.985498                                    F             | 
|    A_reg_reg[19]/Q    DLH_X1    Fall  1.2570 0.0750 0.0130             1.12764  2.58058  3.70822           2       100      F             | 
|    i_0_1_99/A4        NOR4_X1   Fall  1.2570 0.0000 0.0130                      1.55423                                                   | 
|    i_0_1_99/ZN        NOR4_X1   Rise  1.3510 0.0940 0.0550             2.09894  0.902272 3.00121           1       100                    | 
|    i_0_1_94/A2        AND4_X1   Rise  1.3560 0.0050 0.0550    0.0050            0.902272                                                  | 
|    i_0_1_94/ZN        AND4_X1   Rise  1.4260 0.0700 0.0140             0.657606 1.65038  2.30798           1       100                    | 
|    i_0_1_93/A3        NAND3_X1  Rise  1.4260 0.0000 0.0140                      1.65038                                                   | 
|    i_0_1_93/ZN        NAND3_X1  Fall  1.4770 0.0510 0.0370             6.60717  4.87309  11.4803           3       100                    | 
|    i_0_1_90/B2        OAI22_X1  Fall  1.4790 0.0020 0.0370    0.0010            1.55047                                                   | 
|    i_0_1_90/ZN        OAI22_X1  Rise  1.5340 0.0550 0.0310             0.241004 1.65135  1.89235           1       100                    | 
|    i_0_1_89/A2        NOR2_X1   Rise  1.5340 0.0000 0.0310                      1.65135                                                   | 
|    i_0_1_89/ZN        NOR2_X1   Fall  1.5560 0.0220 0.0260             0.888944 4.87626  5.7652            3       100                    | 
|    i_0_1_20/A1        NAND2_X1  Fall  1.5560 0.0000 0.0260                      1.5292                                                    | 
|    i_0_1_20/ZN        NAND2_X1  Rise  1.6450 0.0890 0.0710             3.0018   25.9167  28.9185           10      100                    | 
|    i_0_1_18/A3        NOR3_X4   Rise  1.6450 0.0000 0.0710                      6.10536                                                   | 
|    i_0_1_18/ZN        NOR3_X4   Fall  1.6880 0.0430 0.0290             9.0621   37.1744  46.2365           22      100                    | 
|    i_0_1_16/A2        AOI22_X1  Fall  1.6890 0.0010 0.0290                      1.43339                                                   | 
|    i_0_1_16/ZN        AOI22_X1  Rise  1.7380 0.0490 0.0290             0.744741 1.70023  2.44497           1       100                    | 
|    i_0_1_15/A         INV_X1    Rise  1.7380 0.0000 0.0290                      1.70023                                                   | 
|    i_0_1_15/ZN        INV_X1    Fall  1.7450 0.0070 0.0070             0.132771 0.914139 1.04691           1       100                    | 
|    Res_reg[1]/D       DLH_X1    Fall  1.7450 0.0000 0.0070                      0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[1]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[1]/G                  DLH_X1    Rise  0.1340 0.0010 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1340 2.1340 | 
| data required time                       |  2.1340        | 
|                                          |                | 
| data required time                       |  2.1340        | 
| data arrival time                        | -1.7450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3890        | 
-------------------------------------------------------------


 Timing Path to Res_reg[3]/D 
  
 Path Start Point : A_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                | 
|    A_reg_reg[19]/G    DLH_X1    Rise  1.1820 0.0060 0.0860                      0.985498                                    F             | 
|    A_reg_reg[19]/Q    DLH_X1    Fall  1.2570 0.0750 0.0130             1.12764  2.58058  3.70822           2       100      F             | 
|    i_0_1_99/A4        NOR4_X1   Fall  1.2570 0.0000 0.0130                      1.55423                                                   | 
|    i_0_1_99/ZN        NOR4_X1   Rise  1.3510 0.0940 0.0550             2.09894  0.902272 3.00121           1       100                    | 
|    i_0_1_94/A2        AND4_X1   Rise  1.3560 0.0050 0.0550    0.0050            0.902272                                                  | 
|    i_0_1_94/ZN        AND4_X1   Rise  1.4260 0.0700 0.0140             0.657606 1.65038  2.30798           1       100                    | 
|    i_0_1_93/A3        NAND3_X1  Rise  1.4260 0.0000 0.0140                      1.65038                                                   | 
|    i_0_1_93/ZN        NAND3_X1  Fall  1.4770 0.0510 0.0370             6.60717  4.87309  11.4803           3       100                    | 
|    i_0_1_90/B2        OAI22_X1  Fall  1.4790 0.0020 0.0370    0.0010            1.55047                                                   | 
|    i_0_1_90/ZN        OAI22_X1  Rise  1.5340 0.0550 0.0310             0.241004 1.65135  1.89235           1       100                    | 
|    i_0_1_89/A2        NOR2_X1   Rise  1.5340 0.0000 0.0310                      1.65135                                                   | 
|    i_0_1_89/ZN        NOR2_X1   Fall  1.5560 0.0220 0.0260             0.888944 4.87626  5.7652            3       100                    | 
|    i_0_1_20/A1        NAND2_X1  Fall  1.5560 0.0000 0.0260                      1.5292                                                    | 
|    i_0_1_20/ZN        NAND2_X1  Rise  1.6450 0.0890 0.0710             3.0018   25.9167  28.9185           10      100                    | 
|    i_0_1_18/A3        NOR3_X4   Rise  1.6450 0.0000 0.0710                      6.10536                                                   | 
|    i_0_1_18/ZN        NOR3_X4   Fall  1.6880 0.0430 0.0290             9.0621   37.1744  46.2365           22      100                    | 
|    i_0_1_25/A2        AOI22_X1  Fall  1.6900 0.0020 0.0290                      1.43339                                                   | 
|    i_0_1_25/ZN        AOI22_X1  Rise  1.7370 0.0470 0.0270             0.382365 1.70023  2.08259           1       100                    | 
|    i_0_1_24/A         INV_X1    Rise  1.7370 0.0000 0.0270                      1.70023                                                   | 
|    i_0_1_24/ZN        INV_X1    Fall  1.7450 0.0080 0.0070             0.244898 0.914139 1.15904           1       100                    | 
|    Res_reg[3]/D       DLH_X1    Fall  1.7450 0.0000 0.0070                      0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[3]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[3]/G                  DLH_X1    Rise  0.1340 0.0010 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1340 2.1340 | 
| data required time                       |  2.1340        | 
|                                          |                | 
| data required time                       |  2.1340        | 
| data arrival time                        | -1.7450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3890        | 
-------------------------------------------------------------


 Timing Path to Res_reg[5]/D 
  
 Path Start Point : A_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                | 
|    A_reg_reg[19]/G    DLH_X1    Rise  1.1820 0.0060 0.0860                      0.985498                                    F             | 
|    A_reg_reg[19]/Q    DLH_X1    Fall  1.2570 0.0750 0.0130             1.12764  2.58058  3.70822           2       100      F             | 
|    i_0_1_99/A4        NOR4_X1   Fall  1.2570 0.0000 0.0130                      1.55423                                                   | 
|    i_0_1_99/ZN        NOR4_X1   Rise  1.3510 0.0940 0.0550             2.09894  0.902272 3.00121           1       100                    | 
|    i_0_1_94/A2        AND4_X1   Rise  1.3560 0.0050 0.0550    0.0050            0.902272                                                  | 
|    i_0_1_94/ZN        AND4_X1   Rise  1.4260 0.0700 0.0140             0.657606 1.65038  2.30798           1       100                    | 
|    i_0_1_93/A3        NAND3_X1  Rise  1.4260 0.0000 0.0140                      1.65038                                                   | 
|    i_0_1_93/ZN        NAND3_X1  Fall  1.4770 0.0510 0.0370             6.60717  4.87309  11.4803           3       100                    | 
|    i_0_1_90/B2        OAI22_X1  Fall  1.4790 0.0020 0.0370    0.0010            1.55047                                                   | 
|    i_0_1_90/ZN        OAI22_X1  Rise  1.5340 0.0550 0.0310             0.241004 1.65135  1.89235           1       100                    | 
|    i_0_1_89/A2        NOR2_X1   Rise  1.5340 0.0000 0.0310                      1.65135                                                   | 
|    i_0_1_89/ZN        NOR2_X1   Fall  1.5560 0.0220 0.0260             0.888944 4.87626  5.7652            3       100                    | 
|    i_0_1_20/A1        NAND2_X1  Fall  1.5560 0.0000 0.0260                      1.5292                                                    | 
|    i_0_1_20/ZN        NAND2_X1  Rise  1.6450 0.0890 0.0710             3.0018   25.9167  28.9185           10      100                    | 
|    i_0_1_18/A3        NOR3_X4   Rise  1.6450 0.0000 0.0710                      6.10536                                                   | 
|    i_0_1_18/ZN        NOR3_X4   Fall  1.6880 0.0430 0.0290             9.0621   37.1744  46.2365           22      100                    | 
|    i_0_1_29/A2        AOI22_X1  Fall  1.6900 0.0020 0.0290                      1.43339                                                   | 
|    i_0_1_29/ZN        AOI22_X1  Rise  1.7370 0.0470 0.0270             0.440198 1.70023  2.14043           1       100                    | 
|    i_0_1_28/A         INV_X1    Rise  1.7370 0.0000 0.0270                      1.70023                                                   | 
|    i_0_1_28/ZN        INV_X1    Fall  1.7450 0.0080 0.0070             0.326808 0.914139 1.24095           1       100                    | 
|    Res_reg[5]/D       DLH_X1    Fall  1.7450 0.0000 0.0070                      0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[5]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[5]/G                  DLH_X1    Rise  0.1340 0.0010 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1340 2.1340 | 
| data required time                       |  2.1340        | 
|                                          |                | 
| data required time                       |  2.1340        | 
| data arrival time                        | -1.7450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3890        | 
-------------------------------------------------------------


 Timing Path to Res_reg[2]/D 
  
 Path Start Point : A_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                | 
|    A_reg_reg[19]/G    DLH_X1    Rise  1.1820 0.0060 0.0860                      0.985498                                    F             | 
|    A_reg_reg[19]/Q    DLH_X1    Fall  1.2570 0.0750 0.0130             1.12764  2.58058  3.70822           2       100      F             | 
|    i_0_1_99/A4        NOR4_X1   Fall  1.2570 0.0000 0.0130                      1.55423                                                   | 
|    i_0_1_99/ZN        NOR4_X1   Rise  1.3510 0.0940 0.0550             2.09894  0.902272 3.00121           1       100                    | 
|    i_0_1_94/A2        AND4_X1   Rise  1.3560 0.0050 0.0550    0.0050            0.902272                                                  | 
|    i_0_1_94/ZN        AND4_X1   Rise  1.4260 0.0700 0.0140             0.657606 1.65038  2.30798           1       100                    | 
|    i_0_1_93/A3        NAND3_X1  Rise  1.4260 0.0000 0.0140                      1.65038                                                   | 
|    i_0_1_93/ZN        NAND3_X1  Fall  1.4770 0.0510 0.0370             6.60717  4.87309  11.4803           3       100                    | 
|    i_0_1_90/B2        OAI22_X1  Fall  1.4790 0.0020 0.0370    0.0010            1.55047                                                   | 
|    i_0_1_90/ZN        OAI22_X1  Rise  1.5340 0.0550 0.0310             0.241004 1.65135  1.89235           1       100                    | 
|    i_0_1_89/A2        NOR2_X1   Rise  1.5340 0.0000 0.0310                      1.65135                                                   | 
|    i_0_1_89/ZN        NOR2_X1   Fall  1.5560 0.0220 0.0260             0.888944 4.87626  5.7652            3       100                    | 
|    i_0_1_20/A1        NAND2_X1  Fall  1.5560 0.0000 0.0260                      1.5292                                                    | 
|    i_0_1_20/ZN        NAND2_X1  Rise  1.6450 0.0890 0.0710             3.0018   25.9167  28.9185           10      100                    | 
|    i_0_1_18/A3        NOR3_X4   Rise  1.6450 0.0000 0.0710                      6.10536                                                   | 
|    i_0_1_18/ZN        NOR3_X4   Fall  1.6880 0.0430 0.0290             9.0621   37.1744  46.2365           22      100                    | 
|    i_0_1_23/A2        AOI22_X1  Fall  1.6900 0.0020 0.0290                      1.43339                                                   | 
|    i_0_1_23/ZN        AOI22_X1  Rise  1.7360 0.0460 0.0260             0.267411 1.70023  1.96764           1       100                    | 
|    i_0_1_22/A         INV_X1    Rise  1.7360 0.0000 0.0260                      1.70023                                                   | 
|    i_0_1_22/ZN        INV_X1    Fall  1.7440 0.0080 0.0070             0.343748 0.914139 1.25789           1       100                    | 
|    Res_reg[2]/D       DLH_X1    Fall  1.7440 0.0000 0.0070                      0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[2]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[2]/G                  DLH_X1    Rise  0.1340 0.0010 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1340 2.1340 | 
| data required time                       |  2.1340        | 
|                                          |                | 
| data required time                       |  2.1340        | 
| data arrival time                        | -1.7440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3900        | 
-------------------------------------------------------------


 Timing Path to Res_reg[10]/D 
  
 Path Start Point : A_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                | 
|    A_reg_reg[19]/G    DLH_X1    Rise  1.1820 0.0060 0.0860                      0.985498                                    F             | 
|    A_reg_reg[19]/Q    DLH_X1    Fall  1.2570 0.0750 0.0130             1.12764  2.58058  3.70822           2       100      F             | 
|    i_0_1_99/A4        NOR4_X1   Fall  1.2570 0.0000 0.0130                      1.55423                                                   | 
|    i_0_1_99/ZN        NOR4_X1   Rise  1.3510 0.0940 0.0550             2.09894  0.902272 3.00121           1       100                    | 
|    i_0_1_94/A2        AND4_X1   Rise  1.3560 0.0050 0.0550    0.0050            0.902272                                                  | 
|    i_0_1_94/ZN        AND4_X1   Rise  1.4260 0.0700 0.0140             0.657606 1.65038  2.30798           1       100                    | 
|    i_0_1_93/A3        NAND3_X1  Rise  1.4260 0.0000 0.0140                      1.65038                                                   | 
|    i_0_1_93/ZN        NAND3_X1  Fall  1.4770 0.0510 0.0370             6.60717  4.87309  11.4803           3       100                    | 
|    i_0_1_90/B2        OAI22_X1  Fall  1.4790 0.0020 0.0370    0.0010            1.55047                                                   | 
|    i_0_1_90/ZN        OAI22_X1  Rise  1.5340 0.0550 0.0310             0.241004 1.65135  1.89235           1       100                    | 
|    i_0_1_89/A2        NOR2_X1   Rise  1.5340 0.0000 0.0310                      1.65135                                                   | 
|    i_0_1_89/ZN        NOR2_X1   Fall  1.5560 0.0220 0.0260             0.888944 4.87626  5.7652            3       100                    | 
|    i_0_1_20/A1        NAND2_X1  Fall  1.5560 0.0000 0.0260                      1.5292                                                    | 
|    i_0_1_20/ZN        NAND2_X1  Rise  1.6450 0.0890 0.0710             3.0018   25.9167  28.9185           10      100                    | 
|    i_0_1_18/A3        NOR3_X4   Rise  1.6450 0.0000 0.0710                      6.10536                                                   | 
|    i_0_1_18/ZN        NOR3_X4   Fall  1.6880 0.0430 0.0290             9.0621   37.1744  46.2365           22      100                    | 
|    i_0_1_39/A2        AOI22_X1  Fall  1.6910 0.0030 0.0290                      1.43339                                                   | 
|    i_0_1_39/ZN        AOI22_X1  Rise  1.7370 0.0460 0.0260             0.148511 1.70023  1.84874           1       100                    | 
|    i_0_1_38/A         INV_X1    Rise  1.7370 0.0000 0.0260                      1.70023                                                   | 
|    i_0_1_38/ZN        INV_X1    Fall  1.7450 0.0080 0.0070             0.24826  0.914139 1.1624            1       100                    | 
|    Res_reg[10]/D      DLH_X1    Fall  1.7450 0.0000 0.0070                      0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[10]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[10]/G                 DLH_X1    Rise  0.1360 0.0030 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1360 2.1360 | 
| data required time                       |  2.1360        | 
|                                          |                | 
| data required time                       |  2.1360        | 
| data arrival time                        | -1.7450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3910        | 
-------------------------------------------------------------


 Timing Path to Res_reg[6]/D 
  
 Path Start Point : A_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                | 
|    A_reg_reg[19]/G    DLH_X1    Rise  1.1820 0.0060 0.0860                      0.985498                                    F             | 
|    A_reg_reg[19]/Q    DLH_X1    Fall  1.2570 0.0750 0.0130             1.12764  2.58058  3.70822           2       100      F             | 
|    i_0_1_99/A4        NOR4_X1   Fall  1.2570 0.0000 0.0130                      1.55423                                                   | 
|    i_0_1_99/ZN        NOR4_X1   Rise  1.3510 0.0940 0.0550             2.09894  0.902272 3.00121           1       100                    | 
|    i_0_1_94/A2        AND4_X1   Rise  1.3560 0.0050 0.0550    0.0050            0.902272                                                  | 
|    i_0_1_94/ZN        AND4_X1   Rise  1.4260 0.0700 0.0140             0.657606 1.65038  2.30798           1       100                    | 
|    i_0_1_93/A3        NAND3_X1  Rise  1.4260 0.0000 0.0140                      1.65038                                                   | 
|    i_0_1_93/ZN        NAND3_X1  Fall  1.4770 0.0510 0.0370             6.60717  4.87309  11.4803           3       100                    | 
|    i_0_1_90/B2        OAI22_X1  Fall  1.4790 0.0020 0.0370    0.0010            1.55047                                                   | 
|    i_0_1_90/ZN        OAI22_X1  Rise  1.5340 0.0550 0.0310             0.241004 1.65135  1.89235           1       100                    | 
|    i_0_1_89/A2        NOR2_X1   Rise  1.5340 0.0000 0.0310                      1.65135                                                   | 
|    i_0_1_89/ZN        NOR2_X1   Fall  1.5560 0.0220 0.0260             0.888944 4.87626  5.7652            3       100                    | 
|    i_0_1_20/A1        NAND2_X1  Fall  1.5560 0.0000 0.0260                      1.5292                                                    | 
|    i_0_1_20/ZN        NAND2_X1  Rise  1.6450 0.0890 0.0710             3.0018   25.9167  28.9185           10      100                    | 
|    i_0_1_18/A3        NOR3_X4   Rise  1.6450 0.0000 0.0710                      6.10536                                                   | 
|    i_0_1_18/ZN        NOR3_X4   Fall  1.6880 0.0430 0.0290             9.0621   37.1744  46.2365           22      100                    | 
|    i_0_1_31/A2        AOI22_X1  Fall  1.6900 0.0020 0.0290                      1.43339                                                   | 
|    i_0_1_31/ZN        AOI22_X1  Rise  1.7360 0.0460 0.0260             0.25702  1.70023  1.95725           1       100                    | 
|    i_0_1_30/A         INV_X1    Rise  1.7360 0.0000 0.0260                      1.70023                                                   | 
|    i_0_1_30/ZN        INV_X1    Fall  1.7430 0.0070 0.0070             0.117276 0.914139 1.03141           1       100                    | 
|    Res_reg[6]/D       DLH_X1    Fall  1.7430 0.0000 0.0070                      0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[6]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[6]/G                  DLH_X1    Rise  0.1340 0.0010 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1340 2.1340 | 
| data required time                       |  2.1340        | 
|                                          |                | 
| data required time                       |  2.1340        | 
| data arrival time                        | -1.7430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3910        | 
-------------------------------------------------------------


 Timing Path to Res_reg[9]/D 
  
 Path Start Point : A_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                | 
|    A_reg_reg[19]/G    DLH_X1    Rise  1.1820 0.0060 0.0860                      0.985498                                    F             | 
|    A_reg_reg[19]/Q    DLH_X1    Fall  1.2570 0.0750 0.0130             1.12764  2.58058  3.70822           2       100      F             | 
|    i_0_1_99/A4        NOR4_X1   Fall  1.2570 0.0000 0.0130                      1.55423                                                   | 
|    i_0_1_99/ZN        NOR4_X1   Rise  1.3510 0.0940 0.0550             2.09894  0.902272 3.00121           1       100                    | 
|    i_0_1_94/A2        AND4_X1   Rise  1.3560 0.0050 0.0550    0.0050            0.902272                                                  | 
|    i_0_1_94/ZN        AND4_X1   Rise  1.4260 0.0700 0.0140             0.657606 1.65038  2.30798           1       100                    | 
|    i_0_1_93/A3        NAND3_X1  Rise  1.4260 0.0000 0.0140                      1.65038                                                   | 
|    i_0_1_93/ZN        NAND3_X1  Fall  1.4770 0.0510 0.0370             6.60717  4.87309  11.4803           3       100                    | 
|    i_0_1_90/B2        OAI22_X1  Fall  1.4790 0.0020 0.0370    0.0010            1.55047                                                   | 
|    i_0_1_90/ZN        OAI22_X1  Rise  1.5340 0.0550 0.0310             0.241004 1.65135  1.89235           1       100                    | 
|    i_0_1_89/A2        NOR2_X1   Rise  1.5340 0.0000 0.0310                      1.65135                                                   | 
|    i_0_1_89/ZN        NOR2_X1   Fall  1.5560 0.0220 0.0260             0.888944 4.87626  5.7652            3       100                    | 
|    i_0_1_20/A1        NAND2_X1  Fall  1.5560 0.0000 0.0260                      1.5292                                                    | 
|    i_0_1_20/ZN        NAND2_X1  Rise  1.6450 0.0890 0.0710             3.0018   25.9167  28.9185           10      100                    | 
|    i_0_1_18/A3        NOR3_X4   Rise  1.6450 0.0000 0.0710                      6.10536                                                   | 
|    i_0_1_18/ZN        NOR3_X4   Fall  1.6880 0.0430 0.0290             9.0621   37.1744  46.2365           22      100                    | 
|    i_0_1_37/A2        AOI22_X1  Fall  1.6900 0.0020 0.0290                      1.43339                                                   | 
|    i_0_1_37/ZN        AOI22_X1  Rise  1.7360 0.0460 0.0260             0.203224 1.70023  1.90345           1       100                    | 
|    i_0_1_36/A         INV_X1    Rise  1.7360 0.0000 0.0260                      1.70023                                                   | 
|    i_0_1_36/ZN        INV_X1    Fall  1.7440 0.0080 0.0070             0.286438 0.914139 1.20058           1       100                    | 
|    Res_reg[9]/D       DLH_X1    Fall  1.7440 0.0000 0.0070                      0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[9]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[9]/G                  DLH_X1    Rise  0.1360 0.0030 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1360 2.1360 | 
| data required time                       |  2.1360        | 
|                                          |                | 
| data required time                       |  2.1360        | 
| data arrival time                        | -1.7440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3920        | 
-------------------------------------------------------------


 Timing Path to Res_reg[7]/D 
  
 Path Start Point : A_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                | 
|    A_reg_reg[19]/G    DLH_X1    Rise  1.1820 0.0060 0.0860                      0.985498                                    F             | 
|    A_reg_reg[19]/Q    DLH_X1    Fall  1.2570 0.0750 0.0130             1.12764  2.58058  3.70822           2       100      F             | 
|    i_0_1_99/A4        NOR4_X1   Fall  1.2570 0.0000 0.0130                      1.55423                                                   | 
|    i_0_1_99/ZN        NOR4_X1   Rise  1.3510 0.0940 0.0550             2.09894  0.902272 3.00121           1       100                    | 
|    i_0_1_94/A2        AND4_X1   Rise  1.3560 0.0050 0.0550    0.0050            0.902272                                                  | 
|    i_0_1_94/ZN        AND4_X1   Rise  1.4260 0.0700 0.0140             0.657606 1.65038  2.30798           1       100                    | 
|    i_0_1_93/A3        NAND3_X1  Rise  1.4260 0.0000 0.0140                      1.65038                                                   | 
|    i_0_1_93/ZN        NAND3_X1  Fall  1.4770 0.0510 0.0370             6.60717  4.87309  11.4803           3       100                    | 
|    i_0_1_90/B2        OAI22_X1  Fall  1.4790 0.0020 0.0370    0.0010            1.55047                                                   | 
|    i_0_1_90/ZN        OAI22_X1  Rise  1.5340 0.0550 0.0310             0.241004 1.65135  1.89235           1       100                    | 
|    i_0_1_89/A2        NOR2_X1   Rise  1.5340 0.0000 0.0310                      1.65135                                                   | 
|    i_0_1_89/ZN        NOR2_X1   Fall  1.5560 0.0220 0.0260             0.888944 4.87626  5.7652            3       100                    | 
|    i_0_1_20/A1        NAND2_X1  Fall  1.5560 0.0000 0.0260                      1.5292                                                    | 
|    i_0_1_20/ZN        NAND2_X1  Rise  1.6450 0.0890 0.0710             3.0018   25.9167  28.9185           10      100                    | 
|    i_0_1_18/A3        NOR3_X4   Rise  1.6450 0.0000 0.0710                      6.10536                                                   | 
|    i_0_1_18/ZN        NOR3_X4   Fall  1.6880 0.0430 0.0290             9.0621   37.1744  46.2365           22      100                    | 
|    i_0_1_33/A2        AOI22_X1  Fall  1.6890 0.0010 0.0290                      1.43339                                                   | 
|    i_0_1_33/ZN        AOI22_X1  Rise  1.7350 0.0460 0.0260             0.211115 1.70023  1.91134           1       100                    | 
|    i_0_1_32/A         INV_X1    Rise  1.7350 0.0000 0.0260                      1.70023                                                   | 
|    i_0_1_32/ZN        INV_X1    Fall  1.7430 0.0080 0.0070             0.152037 0.914139 1.06618           1       100                    | 
|    Res_reg[7]/D       DLH_X1    Fall  1.7430 0.0000 0.0070                      0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[7]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[7]/G                  DLH_X1    Rise  0.1360 0.0030 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1360 2.1360 | 
| data required time                       |  2.1360        | 
|                                          |                | 
| data required time                       |  2.1360        | 
| data arrival time                        | -1.7430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3930        | 
-------------------------------------------------------------


 Timing Path to Res_reg[8]/D 
  
 Path Start Point : A_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                | 
|    A_reg_reg[19]/G    DLH_X1    Rise  1.1820 0.0060 0.0860                      0.985498                                    F             | 
|    A_reg_reg[19]/Q    DLH_X1    Fall  1.2570 0.0750 0.0130             1.12764  2.58058  3.70822           2       100      F             | 
|    i_0_1_99/A4        NOR4_X1   Fall  1.2570 0.0000 0.0130                      1.55423                                                   | 
|    i_0_1_99/ZN        NOR4_X1   Rise  1.3510 0.0940 0.0550             2.09894  0.902272 3.00121           1       100                    | 
|    i_0_1_94/A2        AND4_X1   Rise  1.3560 0.0050 0.0550    0.0050            0.902272                                                  | 
|    i_0_1_94/ZN        AND4_X1   Rise  1.4260 0.0700 0.0140             0.657606 1.65038  2.30798           1       100                    | 
|    i_0_1_93/A3        NAND3_X1  Rise  1.4260 0.0000 0.0140                      1.65038                                                   | 
|    i_0_1_93/ZN        NAND3_X1  Fall  1.4770 0.0510 0.0370             6.60717  4.87309  11.4803           3       100                    | 
|    i_0_1_90/B2        OAI22_X1  Fall  1.4790 0.0020 0.0370    0.0010            1.55047                                                   | 
|    i_0_1_90/ZN        OAI22_X1  Rise  1.5340 0.0550 0.0310             0.241004 1.65135  1.89235           1       100                    | 
|    i_0_1_89/A2        NOR2_X1   Rise  1.5340 0.0000 0.0310                      1.65135                                                   | 
|    i_0_1_89/ZN        NOR2_X1   Fall  1.5560 0.0220 0.0260             0.888944 4.87626  5.7652            3       100                    | 
|    i_0_1_20/A1        NAND2_X1  Fall  1.5560 0.0000 0.0260                      1.5292                                                    | 
|    i_0_1_20/ZN        NAND2_X1  Rise  1.6450 0.0890 0.0710             3.0018   25.9167  28.9185           10      100                    | 
|    i_0_1_18/A3        NOR3_X4   Rise  1.6450 0.0000 0.0710                      6.10536                                                   | 
|    i_0_1_18/ZN        NOR3_X4   Fall  1.6880 0.0430 0.0290             9.0621   37.1744  46.2365           22      100                    | 
|    i_0_1_35/A2        AOI22_X1  Fall  1.6900 0.0020 0.0290                      1.43339                                                   | 
|    i_0_1_35/ZN        AOI22_X1  Rise  1.7360 0.0460 0.0260             0.220961 1.70023  1.92119           1       100                    | 
|    i_0_1_34/A         INV_X1    Rise  1.7360 0.0000 0.0260                      1.70023                                                   | 
|    i_0_1_34/ZN        INV_X1    Fall  1.7430 0.0070 0.0070             0.12777  0.914139 1.04191           1       100                    | 
|    Res_reg[8]/D       DLH_X1    Fall  1.7430 0.0000 0.0070                      0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[8]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[8]/G                  DLH_X1    Rise  0.1360 0.0030 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1360 2.1360 | 
| data required time                       |  2.1360        | 
|                                          |                | 
| data required time                       |  2.1360        | 
| data arrival time                        | -1.7430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3930        | 
-------------------------------------------------------------


 Timing Path to Res_reg[23]/D 
  
 Path Start Point : B_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                    | 
|    B_reg_reg[23]/G    DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    B_reg_reg[23]/Q    DLH_X1    Fall  1.2630 0.0810 0.0160 1.44654  5.03827  6.48481           4       100      F             | 
|    i_0_1_113/A4       OR4_X1    Fall  1.2630 0.0000 0.0160          0.892889                                                  | 
|    i_0_1_113/ZN       OR4_X1    Fall  1.3820 0.1190 0.0170 0.875052 0.941245 1.8163            1       100                    | 
|    i_0_1_111/A1       OR4_X1    Fall  1.3820 0.0000 0.0170          0.748896                                                  | 
|    i_0_1_111/ZN       OR4_X1    Fall  1.4770 0.0950 0.0210 1.24221  3.28665  4.52886           2       100                    | 
|    i_0_1_110/B2       OAI22_X1  Fall  1.4770 0.0000 0.0210          1.55047                                                   | 
|    i_0_1_110/ZN       OAI22_X1  Rise  1.5250 0.0480 0.0310 0.175488 1.70023  1.87572           1       100                    | 
|    i_0_1_109/A        INV_X1    Rise  1.5250 0.0000 0.0310          1.70023                                                   | 
|    i_0_1_109/ZN       INV_X1    Fall  1.5350 0.0100 0.0090 0.346822 1.60595  1.95277           1       100                    | 
|    i_0_1_92/A4        NOR4_X1   Fall  1.5350 0.0000 0.0090          1.55423                                                   | 
|    i_0_1_92/ZN        NOR4_X1   Rise  1.6460 0.1110 0.0740 1.37548  3.32658  4.70206           2       100                    | 
|    i_0_1_21/A         AOI21_X1  Rise  1.6460 0.0000 0.0740          1.62635                                                   | 
|    i_0_1_21/ZN        AOI21_X1  Fall  1.6990 0.0530 0.0360 2.89264  13.3657  16.2584           8       100                    | 
|    i_0_1_19/A         OAI21_X1  Fall  1.7000 0.0010 0.0360          1.51857                                                   | 
|    i_0_1_19/ZN        OAI21_X1  Rise  1.7310 0.0310 0.0240 0.386797 0.914139 1.30094           1       100                    | 
|    Res_reg[23]/D      DLH_X1    Rise  1.7310 0.0000 0.0240          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[23]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[23]/G                 DLH_X1    Rise  0.1350 0.0020 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1350 2.1350 | 
| data required time                       |  2.1350        | 
|                                          |                | 
| data required time                       |  2.1350        | 
| data arrival time                        | -1.7310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4040        | 
-------------------------------------------------------------


 Timing Path to Res_reg[0]/D 
  
 Path Start Point : B_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[0] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                    | 
|    B_reg_reg[23]/G    DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    B_reg_reg[23]/Q    DLH_X1    Fall  1.2630 0.0810 0.0160 1.44654  5.03827  6.48481           4       100      F             | 
|    i_0_1_113/A4       OR4_X1    Fall  1.2630 0.0000 0.0160          0.892889                                                  | 
|    i_0_1_113/ZN       OR4_X1    Fall  1.3820 0.1190 0.0170 0.875052 0.941245 1.8163            1       100                    | 
|    i_0_1_111/A1       OR4_X1    Fall  1.3820 0.0000 0.0170          0.748896                                                  | 
|    i_0_1_111/ZN       OR4_X1    Fall  1.4770 0.0950 0.0210 1.24221  3.28665  4.52886           2       100                    | 
|    i_0_1_110/B2       OAI22_X1  Fall  1.4770 0.0000 0.0210          1.55047                                                   | 
|    i_0_1_110/ZN       OAI22_X1  Rise  1.5250 0.0480 0.0310 0.175488 1.70023  1.87572           1       100                    | 
|    i_0_1_109/A        INV_X1    Rise  1.5250 0.0000 0.0310          1.70023                                                   | 
|    i_0_1_109/ZN       INV_X1    Fall  1.5350 0.0100 0.0090 0.346822 1.60595  1.95277           1       100                    | 
|    i_0_1_92/A4        NOR4_X1   Fall  1.5350 0.0000 0.0090          1.55423                                                   | 
|    i_0_1_92/ZN        NOR4_X1   Rise  1.6460 0.1110 0.0740 1.37548  3.32658  4.70206           2       100                    | 
|    i_0_1_91/A         INV_X1    Rise  1.6460 0.0000 0.0740          1.70023                                                   | 
|    i_0_1_91/ZN        INV_X1    Fall  1.6560 0.0100 0.0160 0.236267 1.67072  1.90698           1       100                    | 
|    i_0_1_80/A         OAI21_X1  Fall  1.6560 0.0000 0.0160          1.51857                                                   | 
|    i_0_1_80/ZN        OAI21_X1  Rise  1.6780 0.0220 0.0160 0.298081 0.914139 1.21222           1       100                    | 
|    Res_reg[0]/D       DLH_X1    Rise  1.6780 0.0000 0.0160          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[0]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[0]/G                  DLH_X1    Rise  0.1340 0.0010 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1340 2.1340 | 
| data required time                       |  2.1340        | 
|                                          |                | 
| data required time                       |  2.1340        | 
| data arrival time                        | -1.6780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4560        | 
-------------------------------------------------------------


 Timing Path to i_0_1_125/B1 
  
 Path Start Point : enable 
 Path End Point   : i_0_1_125 (OAI21_X4) 
                       (falling gating latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    enable                Fall  0.2000 0.0000 0.1000 0.491945 2.48006 2.97201           2       100      c             | 
|    i_0_1_198/A  INV_X1   Fall  0.2000 0.0000 0.1000          1.54936                                                  | 
|    i_0_1_198/ZN INV_X1   Rise  0.2730 0.0730 0.0420 3.81069  6.35155 10.1622           1       100                    | 
|    i_0_1_125/B1 OAI21_X4 Rise  0.2740 0.0010 0.0420          6.35155                                    F             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_0_1_125/B2 


-------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                   Fall  1.0000 1.0000 0.1000 5.08113  7.86145 12.9426           3       100      c    K        | 
|    i_0_1_125/B2 OAI21_X4 Fall  1.0010 0.0010 0.1000          6.46305                                    F             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.0010 1.0010 | 
| data required time                       |  1.0010        | 
|                                          |                | 
| data required time                       |  1.0010        | 
| data arrival time                        | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7270        | 
-------------------------------------------------------------


 Timing Path to Res_reg[31]/D 
  
 Path Start Point : A_reg_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                    | 
|    A_reg_reg[31]/G    DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    A_reg_reg[31]/Q    DLH_X1    Rise  1.2550 0.0740 0.0140 0.590274 3.33082  3.9211            2       100      F             | 
|    i_0_1_196/A2       NOR2_X1   Rise  1.2550 0.0000 0.0140          1.65135                                                   | 
|    i_0_1_196/ZN       NOR2_X1   Fall  1.2670 0.0120 0.0070 0.269717 1.65842  1.92814           1       100                    | 
|    i_0_1_124/B        AOI211_X1 Fall  1.2670 0.0000 0.0070          1.47055                                                   | 
|    i_0_1_124/ZN       AOI211_X1 Rise  1.3260 0.0590 0.0390 0.380917 0.914139 1.29506           1       100                    | 
|    Res_reg[31]/D      DLH_X1    Rise  1.3260 0.0000 0.0390          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[31]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Rise  0.0580 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.0580 0.0000 0.0150          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1330 0.0750 0.0580 17.5174  28.6118  46.1293           32      100      F    K        | 
|    Res_reg[31]/G                 DLH_X1    Rise  0.1390 0.0060 0.0580          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1390 2.1390 | 
| data required time                       |  2.1390        | 
|                                          |                | 
| data required time                       |  2.1390        | 
| data arrival time                        | -1.3260        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8130        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[1]/D 
  
 Path Start Point : A_reg_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    A_reg_reg[1]/G           DLH_X1    Rise  1.1830 0.0070 0.0860          0.985498                                    F             | 
|    A_reg_reg[1]/Q           DLH_X1    Rise  1.2550 0.0720 0.0130 0.816417 2.59093  3.40735           2       100      F             | 
|    multiplier/A[1]                    Rise  1.2550 0.0000                                                                           | 
|    multiplier/i_1_51/A2     AND2_X1   Rise  1.2550 0.0000 0.0130          0.97463                                                   | 
|    multiplier/i_1_51/ZN     AND2_X1   Rise  1.3050 0.0500 0.0230 7.53526  0.914139 8.4494            1       100                    | 
|    multiplier/A_in_reg[1]/D DLH_X1    Rise  1.3050 0.0000 0.0230          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[1]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[1]/G        DLH_X1    Rise  0.1430 0.0030 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1430 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.3050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8380        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[0]/D 
  
 Path Start Point : A_reg_reg[0] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[0] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                      | 
|    A_reg_reg[0]/G           DLH_X1    Rise  1.1820 0.0060 0.0860                      0.985498                                    F             | 
|    A_reg_reg[0]/Q           DLH_X1    Rise  1.2540 0.0720 0.0120             0.729294 2.64876  3.37805           2       100      F             | 
|    multiplier/A[0]                    Rise  1.2540 0.0000                                                                                       | 
|    multiplier/i_1_50/A2     AND2_X1   Rise  1.2540 0.0000 0.0120                      0.97463                                                   | 
|    multiplier/i_1_50/ZN     AND2_X1   Rise  1.2990 0.0450 0.0190             5.47468  0.914139 6.38882           1       100                    | 
|    multiplier/A_in_reg[0]/D DLH_X1    Rise  1.3010 0.0020 0.0190    0.0020            0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[0]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[0]/G        DLH_X1    Rise  0.1430 0.0030 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1430 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.3010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8420        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[4]/D 
  
 Path Start Point : A_reg_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                      | 
|    A_reg_reg[4]/G           DLH_X1    Rise  1.1830 0.0070 0.0860                      0.985498                                    F             | 
|    A_reg_reg[4]/Q           DLH_X1    Rise  1.2550 0.0720 0.0120             0.743286 2.63847  3.38176           2       100      F             | 
|    multiplier/A[4]                    Rise  1.2550 0.0000                                                                                       | 
|    multiplier/i_1_54/A2     AND2_X1   Rise  1.2550 0.0000 0.0120                      0.97463                                                   | 
|    multiplier/i_1_54/ZN     AND2_X1   Rise  1.2970 0.0420 0.0160             4.26934  0.914139 5.18348           1       100                    | 
|    multiplier/A_in_reg[4]/D DLH_X1    Rise  1.2990 0.0020 0.0160    0.0020            0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[4]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[4]/G        DLH_X1    Rise  0.1430 0.0030 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1430 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.2990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8440        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[3]/D 
  
 Path Start Point : A_reg_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                      | 
|    A_reg_reg[3]/G           DLH_X1    Rise  1.1830 0.0070 0.0860                      0.985498                                    F             | 
|    A_reg_reg[3]/Q           DLH_X1    Rise  1.2560 0.0730 0.0130             1.08997  2.58058  3.67055           2       100      F             | 
|    multiplier/A[3]                    Rise  1.2560 0.0000                                                                                       | 
|    multiplier/i_1_53/A2     AND2_X1   Rise  1.2570 0.0010 0.0130    0.0010            0.97463                                                   | 
|    multiplier/i_1_53/ZN     AND2_X1   Rise  1.2980 0.0410 0.0150             3.80974  0.914139 4.72388           1       100                    | 
|    multiplier/A_in_reg[3]/D DLH_X1    Rise  1.2980 0.0000 0.0150                      0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[3]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[3]/G        DLH_X1    Rise  0.1430 0.0030 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1430 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.2980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8450        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[2]/D 
  
 Path Start Point : A_reg_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                      | 
|    A_reg_reg[2]/G           DLH_X1    Rise  1.1820 0.0060 0.0860                      0.985498                                    F             | 
|    A_reg_reg[2]/Q           DLH_X1    Rise  1.2560 0.0740 0.0130             1.08385  2.71143  3.79528           2       100      F             | 
|    multiplier/A[2]                    Rise  1.2560 0.0000                                                                                       | 
|    multiplier/i_1_52/A2     AND2_X1   Rise  1.2560 0.0000 0.0130                      0.97463                                                   | 
|    multiplier/i_1_52/ZN     AND2_X1   Rise  1.2940 0.0380 0.0130             2.62965  0.914139 3.54379           1       100                    | 
|    multiplier/A_in_reg[2]/D DLH_X1    Rise  1.2970 0.0030 0.0130    0.0030            0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[2]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[2]/G        DLH_X1    Rise  0.1430 0.0030 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1430 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.2970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8460        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[5]/D 
  
 Path Start Point : A_reg_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000             5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270             3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860             42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                                      | 
|    A_reg_reg[5]/G           DLH_X1    Rise  1.1830 0.0070 0.0860                      0.985498                                    F             | 
|    A_reg_reg[5]/Q           DLH_X1    Rise  1.2550 0.0720 0.0120             0.51765  2.7382   3.25585           2       100      F             | 
|    multiplier/A[5]                    Rise  1.2550 0.0000                                                                                       | 
|    multiplier/i_1_55/A2     AND2_X1   Rise  1.2550 0.0000 0.0120                      0.97463                                                   | 
|    multiplier/i_1_55/ZN     AND2_X1   Rise  1.2950 0.0400 0.0150             3.82689  0.914139 4.74103           1       100                    | 
|    multiplier/A_in_reg[5]/D DLH_X1    Rise  1.2970 0.0020 0.0150    0.0020            0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[5]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[5]/G        DLH_X1    Rise  0.1430 0.0030 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1430 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.2970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8460        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[6]/D 
  
 Path Start Point : A_reg_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    A_reg_reg[6]/G           DLH_X1    Rise  1.1830 0.0070 0.0860          0.985498                                    F             | 
|    A_reg_reg[6]/Q           DLH_X1    Rise  1.2550 0.0720 0.0130 0.785551 2.6106   3.39616           2       100      F             | 
|    multiplier/A[6]                    Rise  1.2550 0.0000                                                                           | 
|    multiplier/i_1_56/A2     AND2_X1   Rise  1.2550 0.0000 0.0130          0.97463                                                   | 
|    multiplier/i_1_56/ZN     AND2_X1   Rise  1.2950 0.0400 0.0140 3.3435   0.914139 4.25764           1       100                    | 
|    multiplier/A_in_reg[6]/D DLH_X1    Rise  1.2950 0.0000 0.0140          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[6]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[6]/G        DLH_X1    Rise  0.1430 0.0030 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1430 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.2950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8480        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[7]/D 
  
 Path Start Point : A_reg_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    A_reg_reg[7]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[7]/Q           DLH_X1    Fall  1.2580 0.0760 0.0130 1.09759  2.64876  3.74635           2       100      F             | 
|    multiplier/A[7]                    Fall  1.2580 0.0000                                                                           | 
|    multiplier/i_1_57/A2     AND2_X1   Fall  1.2580 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_57/ZN     AND2_X1   Fall  1.2900 0.0320 0.0060 0.432318 0.914139 1.34646           1       100                    | 
|    multiplier/A_in_reg[7]/D DLH_X1    Fall  1.2900 0.0000 0.0060          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[7]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[7]/G        DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8520        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[13]/D 
  
 Path Start Point : A_reg_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[13]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[13]/Q           DLH_X1    Fall  1.2570 0.0750 0.0130 0.876369 2.6106   3.48697           2       100      F             | 
|    multiplier/A[13]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_63/A2      AND2_X1   Fall  1.2570 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_63/ZN      AND2_X1   Fall  1.2900 0.0330 0.0060 0.960535 0.914139 1.87467           1       100                    | 
|    multiplier/A_in_reg[13]/D DLH_X1    Fall  1.2900 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[13]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[13]/G       DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8520        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[14]/D 
  
 Path Start Point : A_reg_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[14]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[14]/Q           DLH_X1    Fall  1.2570 0.0750 0.0130 0.854975 2.6106   3.46558           2       100      F             | 
|    multiplier/A[14]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_64/A2      AND2_X1   Fall  1.2570 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_64/ZN      AND2_X1   Fall  1.2900 0.0330 0.0060 0.658227 0.914139 1.57237           1       100                    | 
|    multiplier/A_in_reg[14]/D DLH_X1    Fall  1.2900 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[14]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[14]/G       DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8520        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[9]/D 
  
 Path Start Point : A_reg_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    A_reg_reg[9]/G           DLH_X1    Rise  1.1830 0.0070 0.0860          0.985498                                    F             | 
|    A_reg_reg[9]/Q           DLH_X1    Fall  1.2570 0.0740 0.0120 0.513387 2.71143  3.22482           2       100      F             | 
|    multiplier/A[9]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_59/A2     AND2_X1   Fall  1.2570 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_59/ZN     AND2_X1   Fall  1.2900 0.0330 0.0070 1.19066  0.914139 2.1048            1       100                    | 
|    multiplier/A_in_reg[9]/D DLH_X1    Fall  1.2900 0.0000 0.0070          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[9]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8520        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[10]/D 
  
 Path Start Point : A_reg_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[10]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[10]/Q           DLH_X1    Fall  1.2570 0.0750 0.0130 0.888379 2.71143  3.59981           2       100      F             | 
|    multiplier/A[10]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_60/A2      AND2_X1   Fall  1.2570 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_60/ZN      AND2_X1   Fall  1.2890 0.0320 0.0060 0.498336 0.914139 1.41247           1       100                    | 
|    multiplier/A_in_reg[10]/D DLH_X1    Fall  1.2890 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[10]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[10]/G       DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8530        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[11]/D 
  
 Path Start Point : A_reg_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[11]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[11]/Q           DLH_X1    Fall  1.2570 0.0750 0.0130 0.976682 2.58058  3.55726           2       100      F             | 
|    multiplier/A[11]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_61/A2      AND2_X1   Fall  1.2570 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_61/ZN      AND2_X1   Fall  1.2890 0.0320 0.0060 0.18476  0.914139 1.0989            1       100                    | 
|    multiplier/A_in_reg[11]/D DLH_X1    Fall  1.2890 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[11]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[11]/G       DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8530        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[12]/D 
  
 Path Start Point : A_reg_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[12]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[12]/Q           DLH_X1    Fall  1.2570 0.0750 0.0120 0.787133 2.58058  3.36771           2       100      F             | 
|    multiplier/A[12]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_62/A2      AND2_X1   Fall  1.2570 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_62/ZN      AND2_X1   Fall  1.2890 0.0320 0.0060 0.763716 0.914139 1.67786           1       100                    | 
|    multiplier/A_in_reg[12]/D DLH_X1    Fall  1.2890 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[12]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[12]/G       DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8530        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[17]/D 
  
 Path Start Point : A_reg_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[17]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[17]/Q           DLH_X1    Fall  1.2570 0.0750 0.0130 0.849113 2.64876  3.49787           2       100      F             | 
|    multiplier/A[17]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_67/A2      AND2_X1   Fall  1.2570 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_67/ZN      AND2_X1   Fall  1.2890 0.0320 0.0060 0.372213 0.914139 1.28635           1       100                    | 
|    multiplier/A_in_reg[17]/D DLH_X1    Fall  1.2890 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[17]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[17]/G       DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8530        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[18]/D 
  
 Path Start Point : A_reg_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[18]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[18]/Q           DLH_X1    Fall  1.2570 0.0750 0.0130 0.769285 2.71143  3.48072           2       100      F             | 
|    multiplier/A[18]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_68/A2      AND2_X1   Fall  1.2570 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_68/ZN      AND2_X1   Fall  1.2890 0.0320 0.0060 0.494415 0.914139 1.40855           1       100                    | 
|    multiplier/A_in_reg[18]/D DLH_X1    Fall  1.2890 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[18]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[18]/G       DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8530        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[19]/D 
  
 Path Start Point : A_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[19]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[19]/Q           DLH_X1    Fall  1.2570 0.0750 0.0130 1.12764  2.58058  3.70822           2       100      F             | 
|    multiplier/A[19]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_69/A2      AND2_X1   Fall  1.2570 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_69/ZN      AND2_X1   Fall  1.2890 0.0320 0.0060 0.21532  0.914139 1.12946           1       100                    | 
|    multiplier/A_in_reg[19]/D DLH_X1    Fall  1.2890 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[19]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[19]/G       DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8530        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[21]/D 
  
 Path Start Point : A_reg_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[21]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[21]/Q           DLH_X1    Fall  1.2570 0.0750 0.0130 0.981063 2.64876  3.62982           2       100      F             | 
|    multiplier/A[21]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_71/A2      AND2_X1   Fall  1.2570 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_71/ZN      AND2_X1   Fall  1.2890 0.0320 0.0060 0.384263 0.914139 1.2984            1       100                    | 
|    multiplier/A_in_reg[21]/D DLH_X1    Fall  1.2890 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[21]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[21]/G       DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8530        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[22]/D 
  
 Path Start Point : A_reg_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[22]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[22]/Q           DLH_X1    Fall  1.2570 0.0750 0.0130 0.809724 2.71143  3.52116           2       100      F             | 
|    multiplier/A[22]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_72/A2      AND2_X1   Fall  1.2570 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_72/ZN      AND2_X1   Fall  1.2890 0.0320 0.0060 0.575484 0.914139 1.48962           1       100                    | 
|    multiplier/A_in_reg[22]/D DLH_X1    Fall  1.2890 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[22]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[22]/G       DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8530        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[2]/D 
  
 Path Start Point : B_reg_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[2]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[2]/Q           DLH_X1    Fall  1.2560 0.0750 0.0130 0.996605 2.71143  3.70804           2       100      F             | 
|    multiplier/B[2]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_27/A2     AND2_X1   Fall  1.2560 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_27/ZN     AND2_X1   Fall  1.2890 0.0330 0.0070 0.803613 0.914139 1.71775           1       100                    | 
|    multiplier/B_in_reg[2]/D DLH_X1    Fall  1.2890 0.0000 0.0070          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[2]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[2]/G        DLH_X1    Rise  0.1430 0.0030 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1430 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.2890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8540        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[6]/D 
  
 Path Start Point : B_reg_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[6]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[6]/Q           DLH_X1    Fall  1.2560 0.0750 0.0130 0.880045 2.6106   3.49065           2       100      F             | 
|    multiplier/B[6]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_31/A2     AND2_X1   Fall  1.2560 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_31/ZN     AND2_X1   Fall  1.2890 0.0330 0.0070 0.718041 0.914139 1.63218           1       100                    | 
|    multiplier/B_in_reg[6]/D DLH_X1    Fall  1.2890 0.0000 0.0070          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[6]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[6]/G        DLH_X1    Rise  0.1430 0.0030 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1430 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.2890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8540        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[7]/D 
  
 Path Start Point : B_reg_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[7]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[7]/Q           DLH_X1    Fall  1.2570 0.0760 0.0130 1.13079  2.64876  3.77955           2       100      F             | 
|    multiplier/B[7]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_32/A2     AND2_X1   Fall  1.2570 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_32/ZN     AND2_X1   Fall  1.2890 0.0320 0.0060 0.227295 0.914139 1.14143           1       100                    | 
|    multiplier/B_in_reg[7]/D DLH_X1    Fall  1.2890 0.0000 0.0060          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[7]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[7]/G        DLH_X1    Rise  0.1430 0.0030 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1430 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.2890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8540        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[8]/D 
  
 Path Start Point : A_reg_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    A_reg_reg[8]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[8]/Q           DLH_X1    Fall  1.2570 0.0750 0.0120 0.753775 2.64876  3.40254           2       100      F             | 
|    multiplier/A[8]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_58/A2     AND2_X1   Fall  1.2570 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_58/ZN     AND2_X1   Fall  1.2880 0.0310 0.0060 0.238173 0.914139 1.15231           1       100                    | 
|    multiplier/A_in_reg[8]/D DLH_X1    Fall  1.2880 0.0000 0.0060          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[8]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[8]/G        DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8540        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[20]/D 
  
 Path Start Point : A_reg_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[20]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[20]/Q           DLH_X1    Fall  1.2570 0.0750 0.0120 0.78073  2.6106   3.39133           2       100      F             | 
|    multiplier/A[20]                    Fall  1.2570 0.0000                                                                           | 
|    multiplier/i_1_70/A2      AND2_X1   Fall  1.2570 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_70/ZN      AND2_X1   Fall  1.2880 0.0310 0.0060 0.357553 0.914139 1.27169           1       100                    | 
|    multiplier/A_in_reg[20]/D DLH_X1    Fall  1.2880 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[20]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[20]/G       DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8540        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[1]/D 
  
 Path Start Point : B_reg_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[1]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[1]/Q           DLH_X1    Fall  1.2560 0.0750 0.0130 0.870929 2.59093  3.46186           2       100      F             | 
|    multiplier/B[1]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_26/A2     AND2_X1   Fall  1.2560 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_26/ZN     AND2_X1   Fall  1.2890 0.0330 0.0070 0.684433 0.914139 1.59857           1       100                    | 
|    multiplier/B_in_reg[1]/D DLH_X1    Fall  1.2890 0.0000 0.0070          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[1]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[1]/G        DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8550        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[0]/D 
  
 Path Start Point : B_reg_reg[0] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[0] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[0]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[0]/Q           DLH_X1    Fall  1.2550 0.0740 0.0120 0.445738 2.64876  3.0945            2       100      F             | 
|    multiplier/B[0]                    Fall  1.2550 0.0000                                                                           | 
|    multiplier/i_1_25/A2     AND2_X1   Fall  1.2550 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_25/ZN     AND2_X1   Fall  1.2880 0.0330 0.0070 0.956972 0.914139 1.87111           1       100                    | 
|    multiplier/B_in_reg[0]/D DLH_X1    Fall  1.2880 0.0000 0.0070          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[0]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[0]/G        DLH_X1    Rise  0.1430 0.0030 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1430 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.2880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8550        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[15]/D 
  
 Path Start Point : A_reg_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[15]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[15]/Q           DLH_X1    Fall  1.2560 0.0740 0.0120 0.776228 2.58058  3.35681           2       100      F             | 
|    multiplier/A[15]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_65/A2      AND2_X1   Fall  1.2560 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_65/ZN      AND2_X1   Fall  1.2870 0.0310 0.0060 0.221453 0.914139 1.13559           1       100                    | 
|    multiplier/A_in_reg[15]/D DLH_X1    Fall  1.2870 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[15]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[15]/G       DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8550        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[16]/D 
  
 Path Start Point : A_reg_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[16]/G           DLH_X1    Rise  1.1820 0.0060 0.0860          0.985498                                    F             | 
|    A_reg_reg[16]/Q           DLH_X1    Fall  1.2560 0.0740 0.0120 0.599082 2.6106   3.20969           2       100      F             | 
|    multiplier/A[16]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_66/A2      AND2_X1   Fall  1.2560 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_66/ZN      AND2_X1   Fall  1.2870 0.0310 0.0060 0.372903 0.914139 1.28704           1       100                    | 
|    multiplier/A_in_reg[16]/D DLH_X1    Fall  1.2870 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[16]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/A_in_reg[16]/G       DLH_X1    Rise  0.1420 0.0020 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1420 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8550        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[4]/D 
  
 Path Start Point : B_reg_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[4]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[4]/Q           DLH_X1    Fall  1.2560 0.0750 0.0130 0.929207 2.63847  3.56768           2       100      F             | 
|    multiplier/B[4]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_29/A2     AND2_X1   Fall  1.2560 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_29/ZN     AND2_X1   Fall  1.2880 0.0320 0.0070 0.560139 0.914139 1.47428           1       100                    | 
|    multiplier/B_in_reg[4]/D DLH_X1    Fall  1.2880 0.0000 0.0070          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[4]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[4]/G        DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8560        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[9]/D 
  
 Path Start Point : B_reg_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[9]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[9]/Q           DLH_X1    Fall  1.2560 0.0750 0.0130 0.848077 2.71143  3.55951           2       100      F             | 
|    multiplier/B[9]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_34/A2     AND2_X1   Fall  1.2560 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_34/ZN     AND2_X1   Fall  1.2880 0.0320 0.0070 0.518746 0.914139 1.43288           1       100                    | 
|    multiplier/B_in_reg[9]/D DLH_X1    Fall  1.2880 0.0000 0.0070          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[9]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[9]/G        DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8560        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[10]/D 
  
 Path Start Point : B_reg_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[10]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[10]/Q           DLH_X1    Fall  1.2560 0.0750 0.0130 0.766969 2.71143  3.4784            2       100      F             | 
|    multiplier/B[10]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_35/A2      AND2_X1   Fall  1.2560 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_35/ZN      AND2_X1   Fall  1.2880 0.0320 0.0060 0.311698 0.914139 1.22584           1       100                    | 
|    multiplier/B_in_reg[10]/D DLH_X1    Fall  1.2880 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[10]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[10]/G       DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8560        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[12]/D 
  
 Path Start Point : B_reg_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[12]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[12]/Q           DLH_X1    Fall  1.2560 0.0750 0.0130 0.856532 2.58058  3.43711           2       100      F             | 
|    multiplier/B[12]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_37/A2      AND2_X1   Fall  1.2560 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_37/ZN      AND2_X1   Fall  1.2880 0.0320 0.0070 0.394977 0.914139 1.30912           1       100                    | 
|    multiplier/B_in_reg[12]/D DLH_X1    Fall  1.2880 0.0000 0.0070          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[12]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[12]/G       DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8560        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[18]/D 
  
 Path Start Point : B_reg_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[18]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[18]/Q           DLH_X1    Fall  1.2560 0.0750 0.0130 0.995362 2.71143  3.7068            2       100      F             | 
|    multiplier/B[18]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_43/A2      AND2_X1   Fall  1.2560 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_43/ZN      AND2_X1   Fall  1.2880 0.0320 0.0060 0.207595 0.914139 1.12173           1       100                    | 
|    multiplier/B_in_reg[18]/D DLH_X1    Fall  1.2880 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[18]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[18]/G       DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8560        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[21]/D 
  
 Path Start Point : B_reg_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[21]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[21]/Q           DLH_X1    Fall  1.2560 0.0750 0.0130 0.828624 2.64876  3.47738           2       100      F             | 
|    multiplier/B[21]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_46/A2      AND2_X1   Fall  1.2560 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_46/ZN      AND2_X1   Fall  1.2880 0.0320 0.0070 0.393952 0.914139 1.30809           1       100                    | 
|    multiplier/B_in_reg[21]/D DLH_X1    Fall  1.2880 0.0000 0.0070          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[21]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[21]/G       DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8560        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[22]/D 
  
 Path Start Point : B_reg_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[22]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[22]/Q           DLH_X1    Fall  1.2560 0.0750 0.0120 0.671346 2.71143  3.38278           2       100      F             | 
|    multiplier/B[22]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_47/A2      AND2_X1   Fall  1.2560 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_47/ZN      AND2_X1   Fall  1.2880 0.0320 0.0070 0.459539 0.914139 1.37368           1       100                    | 
|    multiplier/B_in_reg[22]/D DLH_X1    Fall  1.2880 0.0000 0.0070          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[22]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[22]/G       DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8560        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[3]/D 
  
 Path Start Point : B_reg_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[3]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[3]/Q           DLH_X1    Fall  1.2550 0.0740 0.0120 0.575465 2.58058  3.15604           2       100      F             | 
|    multiplier/B[3]                    Fall  1.2550 0.0000                                                                           | 
|    multiplier/i_1_28/A2     AND2_X1   Fall  1.2550 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_28/ZN     AND2_X1   Fall  1.2870 0.0320 0.0070 0.776379 0.914139 1.69052           1       100                    | 
|    multiplier/B_in_reg[3]/D DLH_X1    Fall  1.2870 0.0000 0.0070          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[3]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[3]/G        DLH_X1    Rise  0.1430 0.0030 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1430 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.2870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8560        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[5]/D 
  
 Path Start Point : B_reg_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[5]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[5]/Q           DLH_X1    Fall  1.2560 0.0750 0.0120 0.664879 2.7382   3.40308           2       100      F             | 
|    multiplier/B[5]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_30/A2     AND2_X1   Fall  1.2560 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_30/ZN     AND2_X1   Fall  1.2870 0.0310 0.0060 0.300903 0.914139 1.21504           1       100                    | 
|    multiplier/B_in_reg[5]/D DLH_X1    Fall  1.2870 0.0000 0.0060          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[5]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[5]/G        DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8570        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[8]/D 
  
 Path Start Point : B_reg_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[8]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[8]/Q           DLH_X1    Fall  1.2550 0.0740 0.0120 0.587695 2.64876  3.23646           2       100      F             | 
|    multiplier/B[8]                    Fall  1.2550 0.0000                                                                           | 
|    multiplier/i_1_33/A2     AND2_X1   Fall  1.2550 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_33/ZN     AND2_X1   Fall  1.2870 0.0320 0.0070 0.493587 0.914139 1.40773           1       100                    | 
|    multiplier/B_in_reg[8]/D DLH_X1    Fall  1.2870 0.0000 0.0070          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[8]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[8]/G        DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8570        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[11]/D 
  
 Path Start Point : B_reg_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[11]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[11]/Q           DLH_X1    Fall  1.2560 0.0750 0.0120 0.777599 2.58058  3.35818           2       100      F             | 
|    multiplier/B[11]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_36/A2      AND2_X1   Fall  1.2560 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_36/ZN      AND2_X1   Fall  1.2870 0.0310 0.0060 0.229065 0.914139 1.1432            1       100                    | 
|    multiplier/B_in_reg[11]/D DLH_X1    Fall  1.2870 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[11]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[11]/G       DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8570        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[13]/D 
  
 Path Start Point : B_reg_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[13]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[13]/Q           DLH_X1    Fall  1.2550 0.0740 0.0120 0.637603 2.6106   3.24821           2       100      F             | 
|    multiplier/B[13]                    Fall  1.2550 0.0000                                                                           | 
|    multiplier/i_1_38/A2      AND2_X1   Fall  1.2550 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_38/ZN      AND2_X1   Fall  1.2870 0.0320 0.0070 0.553632 0.914139 1.46777           1       100                    | 
|    multiplier/B_in_reg[13]/D DLH_X1    Fall  1.2870 0.0000 0.0070          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[13]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[13]/G       DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8570        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[15]/D 
  
 Path Start Point : B_reg_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[15]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[15]/Q           DLH_X1    Fall  1.2560 0.0750 0.0120 0.786596 2.58058  3.36718           2       100      F             | 
|    multiplier/B[15]                    Fall  1.2560 0.0000                                                                           | 
|    multiplier/i_1_40/A2      AND2_X1   Fall  1.2560 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_40/ZN      AND2_X1   Fall  1.2870 0.0310 0.0060 0.251924 0.914139 1.16606           1       100                    | 
|    multiplier/B_in_reg[15]/D DLH_X1    Fall  1.2870 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[15]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[15]/G       DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8570        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[14]/D 
  
 Path Start Point : B_reg_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0270 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0270          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1760 0.1190 0.0860 42.6231  63.0718  105.695           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[14]/G           DLH_X1    Rise  1.1810 0.0050 0.0860          0.985498                                    F             | 
|    B_reg_reg[14]/Q           DLH_X1    Fall  1.2550 0.0740 0.0120 0.700997 2.6106   3.3116            2       100      F             | 
|    multiplier/B[14]                    Fall  1.2550 0.0000                                                                           | 
|    multiplier/i_1_39/A2      AND2_X1   Fall  1.2550 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_39/ZN      AND2_X1   Fall  1.2860 0.0310 0.0060 0.153759 0.914139 1.0679            1       100                    | 
|    multiplier/B_in_reg[14]/D DLH_X1    Fall  1.2860 0.0000 0.0060          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[14]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Rise  0.0010 0.0010 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Rise  0.0580 0.0570 0.0150 0.540785 2.86197  3.40276           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Rise  0.0580 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Fall  0.0830 0.0250 0.0150 0.191654 5.70005  5.89171           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Fall  0.0830 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Rise  0.1400 0.0570 0.0490 35.722   42.0236  77.7456           47      100      F    K        | 
|    multiplier/B_in_reg[14]/G       DLH_X1    Rise  0.1440 0.0040 0.0490          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1440 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8580        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1745M, PVMEM - 2263M)
