--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml rs422_test.twx rs422_test.ncd -o rs422_test.twr
rs422_test.pcf -ucf rs422_test.ucf

Design file:              rs422_test.ncd
Physical constraint file: rs422_test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 425 paths analyzed, 71 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.046ns.
--------------------------------------------------------------------------------

Paths for end point u0/cnt_15 (SLICE_X12Y32.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_0 (FF)
  Destination:          u0/cnt_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_0 to u0/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   u0/cnt<3>
                                                       u0/cnt_0
    SLICE_X13Y30.D2      net (fanout=3)        0.936   u0/cnt<0>
    SLICE_X13Y30.D       Tilo                  0.259   u0/clkout
                                                       u0/_n00161
    SLICE_X13Y30.C1      net (fanout=1)        0.959   u0/_n00161
    SLICE_X13Y30.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y32.SR      net (fanout=5)        0.574   u0/_n0016
    SLICE_X12Y32.CLK     Tsrck                 0.470   u0/cnt<15>
                                                       u0/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (1.513ns logic, 2.469ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_14 (FF)
  Destination:          u0/cnt_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.833ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_14 to u0/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.CQ      Tcko                  0.525   u0/cnt<15>
                                                       u0/cnt_14
    SLICE_X13Y30.D1      net (fanout=3)        0.787   u0/cnt<14>
    SLICE_X13Y30.D       Tilo                  0.259   u0/clkout
                                                       u0/_n00161
    SLICE_X13Y30.C1      net (fanout=1)        0.959   u0/_n00161
    SLICE_X13Y30.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y32.SR      net (fanout=5)        0.574   u0/_n0016
    SLICE_X12Y32.CLK     Tsrck                 0.470   u0/cnt<15>
                                                       u0/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (1.513ns logic, 2.320ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_15 (FF)
  Destination:          u0/cnt_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_15 to u0/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.525   u0/cnt<15>
                                                       u0/cnt_15
    SLICE_X13Y30.D4      net (fanout=3)        0.751   u0/cnt<15>
    SLICE_X13Y30.D       Tilo                  0.259   u0/clkout
                                                       u0/_n00161
    SLICE_X13Y30.C1      net (fanout=1)        0.959   u0/_n00161
    SLICE_X13Y30.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y32.SR      net (fanout=5)        0.574   u0/_n0016
    SLICE_X12Y32.CLK     Tsrck                 0.470   u0/cnt<15>
                                                       u0/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (1.513ns logic, 2.284ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point u0/cnt_7 (SLICE_X12Y30.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_0 (FF)
  Destination:          u0/cnt_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_0 to u0/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   u0/cnt<3>
                                                       u0/cnt_0
    SLICE_X13Y30.D2      net (fanout=3)        0.936   u0/cnt<0>
    SLICE_X13Y30.D       Tilo                  0.259   u0/clkout
                                                       u0/_n00161
    SLICE_X13Y30.C1      net (fanout=1)        0.959   u0/_n00161
    SLICE_X13Y30.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y30.SR      net (fanout=5)        0.590   u0/_n0016
    SLICE_X12Y30.CLK     Tsrck                 0.470   u0/cnt<7>
                                                       u0/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (1.513ns logic, 2.485ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_14 (FF)
  Destination:          u0/cnt_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.849ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_14 to u0/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.CQ      Tcko                  0.525   u0/cnt<15>
                                                       u0/cnt_14
    SLICE_X13Y30.D1      net (fanout=3)        0.787   u0/cnt<14>
    SLICE_X13Y30.D       Tilo                  0.259   u0/clkout
                                                       u0/_n00161
    SLICE_X13Y30.C1      net (fanout=1)        0.959   u0/_n00161
    SLICE_X13Y30.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y30.SR      net (fanout=5)        0.590   u0/_n0016
    SLICE_X12Y30.CLK     Tsrck                 0.470   u0/cnt<7>
                                                       u0/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      3.849ns (1.513ns logic, 2.336ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_15 (FF)
  Destination:          u0/cnt_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_15 to u0/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.525   u0/cnt<15>
                                                       u0/cnt_15
    SLICE_X13Y30.D4      net (fanout=3)        0.751   u0/cnt<15>
    SLICE_X13Y30.D       Tilo                  0.259   u0/clkout
                                                       u0/_n00161
    SLICE_X13Y30.C1      net (fanout=1)        0.959   u0/_n00161
    SLICE_X13Y30.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y30.SR      net (fanout=5)        0.590   u0/_n0016
    SLICE_X12Y30.CLK     Tsrck                 0.470   u0/cnt<7>
                                                       u0/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (1.513ns logic, 2.300ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point u0/cnt_14 (SLICE_X12Y32.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_0 (FF)
  Destination:          u0/cnt_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.973ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_0 to u0/cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   u0/cnt<3>
                                                       u0/cnt_0
    SLICE_X13Y30.D2      net (fanout=3)        0.936   u0/cnt<0>
    SLICE_X13Y30.D       Tilo                  0.259   u0/clkout
                                                       u0/_n00161
    SLICE_X13Y30.C1      net (fanout=1)        0.959   u0/_n00161
    SLICE_X13Y30.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y32.SR      net (fanout=5)        0.574   u0/_n0016
    SLICE_X12Y32.CLK     Tsrck                 0.461   u0/cnt<15>
                                                       u0/cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      3.973ns (1.504ns logic, 2.469ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_14 (FF)
  Destination:          u0/cnt_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.824ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_14 to u0/cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.CQ      Tcko                  0.525   u0/cnt<15>
                                                       u0/cnt_14
    SLICE_X13Y30.D1      net (fanout=3)        0.787   u0/cnt<14>
    SLICE_X13Y30.D       Tilo                  0.259   u0/clkout
                                                       u0/_n00161
    SLICE_X13Y30.C1      net (fanout=1)        0.959   u0/_n00161
    SLICE_X13Y30.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y32.SR      net (fanout=5)        0.574   u0/_n0016
    SLICE_X12Y32.CLK     Tsrck                 0.461   u0/cnt<15>
                                                       u0/cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      3.824ns (1.504ns logic, 2.320ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cnt_15 (FF)
  Destination:          u0/cnt_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cnt_15 to u0/cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.525   u0/cnt<15>
                                                       u0/cnt_15
    SLICE_X13Y30.D4      net (fanout=3)        0.751   u0/cnt<15>
    SLICE_X13Y30.D       Tilo                  0.259   u0/clkout
                                                       u0/_n00161
    SLICE_X13Y30.C1      net (fanout=1)        0.959   u0/_n00161
    SLICE_X13Y30.C       Tilo                  0.259   u0/clkout
                                                       u0/_n00163
    SLICE_X12Y32.SR      net (fanout=5)        0.574   u0/_n0016
    SLICE_X12Y32.CLK     Tsrck                 0.461   u0/cnt<15>
                                                       u0/cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (1.504ns logic, 2.284ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/clkout (SLICE_X13Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/clkout (FF)
  Destination:          u0/clkout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 20.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/clkout to u0/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.AQ      Tcko                  0.198   u0/clkout
                                                       u0/clkout
    SLICE_X13Y30.A6      net (fanout=2)        0.027   u0/clkout
    SLICE_X13Y30.CLK     Tah         (-Th)    -0.215   u0/clkout
                                                       u0/clkout_glue_set
                                                       u0/clkout
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point u0/cnt_15 (SLICE_X12Y32.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cnt_15 (FF)
  Destination:          u0/cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 20.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cnt_15 to u0/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.234   u0/cnt<15>
                                                       u0/cnt_15
    SLICE_X12Y32.D6      net (fanout=3)        0.026   u0/cnt<15>
    SLICE_X12Y32.CLK     Tah         (-Th)    -0.264   u0/cnt<15>
                                                       u0/cnt<15>_rt
                                                       u0/Mcount_cnt_xor<15>
                                                       u0/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.498ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/cnt_9 (SLICE_X12Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cnt_9 (FF)
  Destination:          u0/cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50_BUFGP rising at 20.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cnt_9 to u0/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BQ      Tcko                  0.234   u0/cnt<11>
                                                       u0/cnt_9
    SLICE_X12Y31.B5      net (fanout=3)        0.072   u0/cnt<9>
    SLICE_X12Y31.CLK     Tah         (-Th)    -0.237   u0/cnt<11>
                                                       u0/cnt<9>_rt
                                                       u0/Mcount_cnt_cy<11>
                                                       u0/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.471ns logic, 0.072ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk50_BUFGP/BUFG/I0
  Logical resource: clk50_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk50_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u0/cnt<3>/CLK
  Logical resource: u0/cnt_0/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk50_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u0/cnt<3>/CLK
  Logical resource: u0/cnt_1/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk50_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    4.046|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 425 paths, 0 nets, and 68 connections

Design statistics:
   Minimum period:   4.046ns{1}   (Maximum frequency: 247.158MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 16 13:09:44 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



