{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713371103076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713371103076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 10:25:03 2024 " "Processing started: Wed Apr 17 10:25:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713371103076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713371103076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c Battleship " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713371103076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713371103395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713371103395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25mh.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock25mh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock25mh " "Found entity 1: clock25mh" {  } { { "clock25mh.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/clock25mh.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713371108459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713371108459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sincronizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizador " "Found entity 1: sincronizador" {  } { { "sincronizador.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/sincronizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713371108460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713371108460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generadormatriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file generadormatriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generadorMatriz " "Found entity 1: generadorMatriz" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713371108461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713371108461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlador_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "controlador_vga.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/controlador_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713371108461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713371108461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_vertical.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_vertical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_vertical " "Found entity 1: contador_vertical" {  } { { "contador_vertical.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/contador_vertical.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713371108462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713371108462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_parametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_parametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_parametrizable " "Found entity 1: contador_parametrizable" {  } { { "contador_parametrizable.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/contador_parametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713371108463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713371108463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_horizontal.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_horizontal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_horizontal " "Found entity 1: contador_horizontal" {  } { { "contador_horizontal.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/contador_horizontal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713371108464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713371108464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_mayor.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador_mayor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_mayor " "Found entity 1: comparador_mayor" {  } { { "comparador_mayor.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/comparador_mayor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713371108464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713371108464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_igual.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador_igual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_igual " "Found entity 1: comparador_igual" {  } { { "comparador_igual.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/comparador_igual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713371108465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713371108465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlador_vga " "Elaborating entity \"controlador_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713371108483 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713371108484 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713371108484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock25mh clock25mh:clock_iml " "Elaborating entity \"clock25mh\" for hierarchy \"clock25mh:clock_iml\"" {  } { { "controlador_vga.sv" "clock_iml" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/controlador_vga.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713371108490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable clock25mh:clock_iml\|contador_parametrizable:divisor_clock " "Elaborating entity \"contador_parametrizable\" for hierarchy \"clock25mh:clock_iml\|contador_parametrizable:divisor_clock\"" {  } { { "clock25mh.sv" "divisor_clock" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/clock25mh.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713371108491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_horizontal contador_horizontal:contador_horizontal " "Elaborating entity \"contador_horizontal\" for hierarchy \"contador_horizontal:contador_horizontal\"" {  } { { "controlador_vga.sv" "contador_horizontal" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/controlador_vga.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713371108492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable contador_horizontal:contador_horizontal\|contador_parametrizable:contador " "Elaborating entity \"contador_parametrizable\" for hierarchy \"contador_horizontal:contador_horizontal\|contador_parametrizable:contador\"" {  } { { "contador_horizontal.sv" "contador" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/contador_horizontal.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713371108492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_igual contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual " "Elaborating entity \"comparador_igual\" for hierarchy \"contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual\"" {  } { { "contador_horizontal.sv" "comparador_igual" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/contador_horizontal.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713371108492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_vertical contador_vertical:contador_vertical " "Elaborating entity \"contador_vertical\" for hierarchy \"contador_vertical:contador_vertical\"" {  } { { "controlador_vga.sv" "contador_vertical" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/controlador_vga.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713371108493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizador sincronizador:sincronizador " "Elaborating entity \"sincronizador\" for hierarchy \"sincronizador:sincronizador\"" {  } { { "controlador_vga.sv" "sincronizador" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/controlador_vga.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713371108494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_mayor sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch " "Elaborating entity \"comparador_mayor\" for hierarchy \"sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch\"" {  } { { "sincronizador.sv" "comparador_hfront_porch" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/sincronizador.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713371108494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generadorMatriz generadorMatriz:generadorCuadricula " "Elaborating entity \"generadorMatriz\" for hierarchy \"generadorMatriz:generadorCuadricula\"" {  } { { "controlador_vga.sv" "generadorCuadricula" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/controlador_vga.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713371108495 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "azul generadorMatriz.sv(12) " "Verilog HDL or VHDL warning at generadorMatriz.sv(12): object \"azul\" assigned a value but never read" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713371108498 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ajuste_x generadorMatriz.sv(23) " "Verilog HDL or VHDL warning at generadorMatriz.sv(23): object \"ajuste_x\" assigned a value but never read" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713371108498 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ajuste_y generadorMatriz.sv(24) " "Verilog HDL or VHDL warning at generadorMatriz.sv(24): object \"ajuste_y\" assigned a value but never read" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713371108498 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(55) " "Verilog HDL assignment warning at generadorMatriz.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713371108498 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(54) " "Verilog HDL assignment warning at generadorMatriz.sv(54): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713371108498 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(51) " "Verilog HDL assignment warning at generadorMatriz.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713371108498 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(77) " "Verilog HDL assignment warning at generadorMatriz.sv(77): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713371108498 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(74) " "Verilog HDL assignment warning at generadorMatriz.sv(74): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/edgar/Downloads/dbrenes_digital_design_lab_2024-Lab3/dbrenes_digital_design_lab_2024-Lab3/laboratorio_3/generadorMatriz.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713371108498 "|controlador_vga|generadorMatriz:generadorCuadricula"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713371108498 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713371108498 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713371108498 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713371108498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713371109023 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713371109209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713371109272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713371109272 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "336 " "Implemented 336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713371109299 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713371109299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "306 " "Implemented 306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713371109299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713371109299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713371109307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 10:25:09 2024 " "Processing ended: Wed Apr 17 10:25:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713371109307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713371109307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713371109307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713371109307 ""}
