Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 00:39:00 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_497_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.865ns (27.339%)  route 2.299ns (72.661%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 6.559 - 4.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.322ns (routing 1.147ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.912ns (routing 1.043ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=43716, routed)       2.322     3.259    Delay1No12_instance/clk_IBUF_BUFG
    SLICE_X131Y365       FDCE                                         r  Delay1No12_instance/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y365       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.338 r  Delay1No12_instance/Y_reg[26]/Q
                         net (fo=9, routed)           0.734     4.072    Delay1No12_instance/Q[26]
    SLICE_X151Y351       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.121 r  Delay1No12_instance/geqOp_carry__0_i_11__2/O
                         net (fo=1, routed)           0.011     4.132    Sum10_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X151Y351       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.287 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.313    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X151Y352       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.365 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.398     4.763    Delay1No13_instance/CO[0]
    SLICE_X147Y353       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.073     4.836 f  Delay1No13_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.195     5.031    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X147Y353       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     5.130 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.103     5.233    Delay1No12_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X147Y351       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     5.355 r  Delay1No12_instance/shiftedFracY_d1[45]_i_4__2/O
                         net (fo=31, routed)          0.386     5.741    Delay1No13_instance/Y_reg[23]_0
    SLICE_X151Y354       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.792 r  Delay1No13_instance/shiftedFracY_d1[30]_i_2__2/O
                         net (fo=6, routed)           0.161     5.953    Delay1No13_instance/shiftedFracY_d1_reg[38][13]
    SLICE_X151Y352       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     6.101 r  Delay1No13_instance/shiftedFracY_d1[34]_i_1__2/O
                         net (fo=2, routed)           0.213     6.314    Delay1No12_instance/Y_reg[26]_0[11]
    SLICE_X150Y351       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     6.351 r  Delay1No12_instance/shiftedFracY_d1[18]_i_1__2/O
                         net (fo=1, routed)           0.072     6.423    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY[7]
    SLICE_X150Y351       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=43716, routed)       1.912     6.559    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X150Y351       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/C
                         clock pessimism              0.395     6.953    
                         clock uncertainty           -0.035     6.918    
    SLICE_X150Y351       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.943    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  0.520    




