LSE_CPS_ID_1 "d:/rtl_fpga/sd2/verilog/aula6-sinc/contador_vhdl.vhd:20[2] 24[9]"
LSE_CPS_ID_2 "d:/rtl_fpga/sd2/verilog/aula6-sinc/contador_vhdl.vhd:20[2] 24[9]"
LSE_CPS_ID_3 "d:/rtl_fpga/sd2/verilog/aula6-sinc/contador_vhdl.vhd:20[2] 24[9]"
LSE_CPS_ID_4 "d:/rtl_fpga/sd2/verilog/aula6-sinc/contador_vhdl.vhd:20[2] 24[9]"
LSE_CPS_ID_5 "d:/rtl_fpga/sd2/verilog/aula6-sinc/contador_vhdl.vhd:7[10:13]"
LSE_CPS_ID_6 "d:/rtl_fpga/sd2/verilog/aula6-sinc/contador_vhdl.vhd:7[4:9]"
LSE_CPS_ID_7 "d:/rtl_fpga/sd2/verilog/aula6-sinc/contador_vhdl.vhd:8[4:7]"
LSE_CPS_ID_8 "d:/rtl_fpga/sd2/verilog/aula6-sinc/contador_vhdl.vhd:8[4:7]"
LSE_CPS_ID_9 "d:/rtl_fpga/sd2/verilog/aula6-sinc/contador_vhdl.vhd:7[4:9]"
LSE_CPS_ID_10 "d:/rtl_fpga/sd2/verilog/aula6-sinc/contador_vhdl.vhd:8[4:7]"
LSE_CPS_ID_11 "d:/rtl_fpga/sd2/verilog/aula6-sinc/contador_vhdl.vhd:8[4:7]"
