{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565202379507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565202379513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 14:26:19 2019 " "Processing started: Wed Aug 07 14:26:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565202379513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202379513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202379513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565202380114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565202380114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system " "Found entity 1: embedded_system" {  } { { "embedded_system/synthesis/embedded_system.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "embedded_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "embedded_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_irq_mapper " "Found entity 1: embedded_system_irq_mapper" {  } { { "embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0 " "Found entity 1: embedded_system_mm_interconnect_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: embedded_system_mm_interconnect_0_rsp_mux_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389246 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_mux " "Found entity 1: embedded_system_mm_interconnect_0_rsp_mux" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: embedded_system_mm_interconnect_0_rsp_demux_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_demux " "Found entity 1: embedded_system_mm_interconnect_0_rsp_demux" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: embedded_system_mm_interconnect_0_cmd_mux_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_mux " "Found entity 1: embedded_system_mm_interconnect_0_cmd_mux" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: embedded_system_mm_interconnect_0_cmd_demux_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_demux " "Found entity 1: embedded_system_mm_interconnect_0_cmd_demux" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389260 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202389265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202389265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_003_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389265 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_003 " "Found entity 2: embedded_system_mm_interconnect_0_router_003" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202389266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202389266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_002_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389267 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_002 " "Found entity 2: embedded_system_mm_interconnect_0_router_002" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202389268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202389268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_001_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389269 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_001 " "Found entity 2: embedded_system_mm_interconnect_0_router_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202389270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202389270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389271 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router " "Found entity 2: embedded_system_mm_interconnect_0_router" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_onchip_memory2_0 " "Found entity 1: embedded_system_onchip_memory2_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v 23 23 " "Found 23 design units, including 23 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_ic_data_module " "Found entity 1: embedded_system_nios2_qsys_0_ic_data_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_nios2_qsys_0_ic_tag_module " "Found entity 2: embedded_system_nios2_qsys_0_ic_tag_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "3 embedded_system_nios2_qsys_0_register_bank_a_module " "Found entity 3: embedded_system_nios2_qsys_0_register_bank_a_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "4 embedded_system_nios2_qsys_0_register_bank_b_module " "Found entity 4: embedded_system_nios2_qsys_0_register_bank_b_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "5 embedded_system_nios2_qsys_0_nios2_oci_debug " "Found entity 5: embedded_system_nios2_qsys_0_nios2_oci_debug" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "6 embedded_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 6: embedded_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "7 embedded_system_nios2_qsys_0_nios2_ocimem " "Found entity 7: embedded_system_nios2_qsys_0_nios2_ocimem" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "8 embedded_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 8: embedded_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "9 embedded_system_nios2_qsys_0_nios2_oci_break " "Found entity 9: embedded_system_nios2_qsys_0_nios2_oci_break" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "10 embedded_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 10: embedded_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "11 embedded_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 11: embedded_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "12 embedded_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 12: embedded_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "13 embedded_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 13: embedded_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "14 embedded_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 14: embedded_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "15 embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 15: embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "16 embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 16: embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "17 embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 17: embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "18 embedded_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 18: embedded_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "19 embedded_system_nios2_qsys_0_nios2_oci_pib " "Found entity 19: embedded_system_nios2_qsys_0_nios2_oci_pib" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "20 embedded_system_nios2_qsys_0_nios2_oci_im " "Found entity 20: embedded_system_nios2_qsys_0_nios2_oci_im" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "21 embedded_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 21: embedded_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "22 embedded_system_nios2_qsys_0_nios2_oci " "Found entity 22: embedded_system_nios2_qsys_0_nios2_oci" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""} { "Info" "ISGN_ENTITY_NAME" "23 embedded_system_nios2_qsys_0 " "Found entity 23: embedded_system_nios2_qsys_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_mult_cell " "Found entity 1: embedded_system_nios2_qsys_0_mult_cell" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_oci_test_bench " "Found entity 1: embedded_system_nios2_qsys_0_oci_test_bench" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_test_bench " "Found entity 1: embedded_system_nios2_qsys_0_test_bench" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/ad9833_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/ad9833_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9833_avalon " "Found entity 1: ad9833_avalon" {  } { { "embedded_system/synthesis/submodules/ad9833_avalon.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833_avalon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "send_complete SEND_COMPLETE ad9833if.v(10) " "Verilog HDL Declaration information at ad9833if.v(10): object \"send_complete\" differs only in case from object \"SEND_COMPLETE\" in the same scope" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202389804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/ad9833if.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/ad9833if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9833if " "Found entity 1: ad9833if" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinna-bon-fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file cinna-bon-fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 CinnaBoNFPGA " "Found entity 1: CinnaBoNFPGA" {  } { { "Cinna-BoN-FPGA.v" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "debouncer.v" "" { Text "D:/Cinna-BoN-FPGA/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevled.v 1 1 " "Found 1 design units, including 1 entities, in source file sevled.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevLedDecoder " "Found entity 1: SevLedDecoder" {  } { { "sevled.v" "" { Text "D:/Cinna-BoN-FPGA/sevled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqblinker.v 1 1 " "Found 1 design units, including 1 entities, in source file seqblinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 SeqBlinker " "Found entity 1: SeqBlinker" {  } { { "SeqBlinker.v" "" { Text "D:/Cinna-BoN-FPGA/SeqBlinker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrxr.v 1 1 " "Found 1 design units, including 1 entities, in source file uartrxr.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartRxr " "Found entity 1: UartRxr" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttxr.v 1 1 " "Found 1 design units, including 1 entities, in source file uarttxr.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartTxr " "Found entity 1: UartTxr" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file adcreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdcReceiver " "Found entity 1: AdcReceiver" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389818 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad9767if.v(12) " "Verilog HDL information at ad9767if.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "ad9767if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9767if.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1565202389819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9767if.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9767if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9767if " "Found entity 1: ad9767if" {  } { { "ad9767if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9767if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinerom.v 1 1 " "Found 1 design units, including 1 entities, in source file sinerom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinerom " "Found entity 1: sinerom" {  } { { "sinerom.v" "" { Text "D:/Cinna-BoN-FPGA/sinerom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9767sine.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9767sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9767sine " "Found entity 1: ad9767sine" {  } { { "ad9767sine.v" "" { Text "D:/Cinna-BoN-FPGA/ad9767sine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "send_complete SEND_COMPLETE ad9833if.v(10) " "Verilog HDL Declaration information at ad9833if.v(10): object \"send_complete\" differs only in case from object \"SEND_COMPLETE\" in the same scope" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202389825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9833if.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9833if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9833if " "Found entity 1: ad9833if" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9833_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9833_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9833_avalon " "Found entity 1: ad9833_avalon" {  } { { "ad9833_avalon.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833_avalon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202389828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202389828 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(20) " "Verilog HDL Parameter Declaration warning at ad9833if.v(20): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389828 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(21) " "Verilog HDL Parameter Declaration warning at ad9833if.v(21): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389828 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(22) " "Verilog HDL Parameter Declaration warning at ad9833if.v(22): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389828 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(23) " "Verilog HDL Parameter Declaration warning at ad9833if.v(23): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389828 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(24) " "Verilog HDL Parameter Declaration warning at ad9833if.v(24): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389828 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(25) " "Verilog HDL Parameter Declaration warning at ad9833if.v(25): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389828 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(26) " "Verilog HDL Parameter Declaration warning at ad9833if.v(26): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389829 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(27) " "Verilog HDL Parameter Declaration warning at ad9833if.v(27): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389829 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(1812) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1812): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565202389842 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(1814) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1814): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565202389842 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(1972) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1972): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565202389843 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(2802) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(2802): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565202389845 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(10) " "Verilog HDL Parameter Declaration warning at UartRxr.v(10): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(11) " "Verilog HDL Parameter Declaration warning at UartRxr.v(11): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(12) " "Verilog HDL Parameter Declaration warning at UartRxr.v(12): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(13) " "Verilog HDL Parameter Declaration warning at UartRxr.v(13): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(14) " "Verilog HDL Parameter Declaration warning at UartRxr.v(14): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(11) " "Verilog HDL Parameter Declaration warning at UartTxr.v(11): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(12) " "Verilog HDL Parameter Declaration warning at UartTxr.v(12): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389864 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(13) " "Verilog HDL Parameter Declaration warning at UartTxr.v(13): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(14) " "Verilog HDL Parameter Declaration warning at UartTxr.v(14): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(15) " "Verilog HDL Parameter Declaration warning at UartTxr.v(15): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(37) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(37): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(38) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(38): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(39) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(39): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(40) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(40): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(41) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(41): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(42) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(42): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(43) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(43): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(20) " "Verilog HDL Parameter Declaration warning at ad9833if.v(20): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(21) " "Verilog HDL Parameter Declaration warning at ad9833if.v(21): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(22) " "Verilog HDL Parameter Declaration warning at ad9833if.v(22): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(23) " "Verilog HDL Parameter Declaration warning at ad9833if.v(23): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(24) " "Verilog HDL Parameter Declaration warning at ad9833if.v(24): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(25) " "Verilog HDL Parameter Declaration warning at ad9833if.v(25): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(26) " "Verilog HDL Parameter Declaration warning at ad9833if.v(26): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389866 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(27) " "Verilog HDL Parameter Declaration warning at ad9833if.v(27): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202389866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CinnaBoNFPGA " "Elaborating entity \"CinnaBoNFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565202389919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system embedded_system:u0 " "Elaborating entity \"embedded_system\" for hierarchy \"embedded_system:u0\"" {  } { { "Cinna-BoN-FPGA.v" "u0" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202389931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9833_avalon embedded_system:u0\|ad9833_avalon:ad9833_comp_0 " "Elaborating entity \"ad9833_avalon\" for hierarchy \"embedded_system:u0\|ad9833_avalon:ad9833_comp_0\"" {  } { { "embedded_system/synthesis/embedded_system.v" "ad9833_comp_0" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202389953 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q_export\[31..5\] ad9833_avalon.v(10) " "Output port \"Q_export\[31..5\]\" at ad9833_avalon.v(10) has no driver" {  } { { "embedded_system/synthesis/submodules/ad9833_avalon.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833_avalon.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1565202389954 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9833if embedded_system:u0\|ad9833_avalon:ad9833_comp_0\|ad9833if:aif " "Elaborating entity \"ad9833if\" for hierarchy \"embedded_system:u0\|ad9833_avalon:ad9833_comp_0\|ad9833if:aif\"" {  } { { "embedded_system/synthesis/submodules/ad9833_avalon.v" "aif" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833_avalon.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202389964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(80) " "Verilog HDL assignment warning at ad9833if.v(80): truncated value with size 32 to match size of target (16)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202389965 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(93) " "Verilog HDL assignment warning at ad9833if.v(93): truncated value with size 32 to match size of target (16)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202389965 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ad9833if.v(119) " "Verilog HDL assignment warning at ad9833if.v(119): truncated value with size 32 to match size of target (6)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202389966 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(122) " "Verilog HDL assignment warning at ad9833if.v(122): truncated value with size 32 to match size of target (16)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202389966 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(140) " "Verilog HDL assignment warning at ad9833if.v(140): truncated value with size 32 to match size of target (16)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202389966 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ad9833if.v(150) " "Verilog HDL assignment warning at ad9833if.v(150): truncated value with size 32 to match size of target (3)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202389966 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(154) " "Verilog HDL assignment warning at ad9833if.v(154): truncated value with size 32 to match size of target (16)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202389966 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0 embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"embedded_system_nios2_qsys_0\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "embedded_system/synthesis/embedded_system.v" "nios2_qsys_0" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202390032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_test_bench embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_test_bench:the_embedded_system_nios2_qsys_0_test_bench " "Elaborating entity \"embedded_system_nios2_qsys_0_test_bench\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_test_bench:the_embedded_system_nios2_qsys_0_test_bench\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_test_bench" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 4917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202390326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_ic_data_module embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_data_module:embedded_system_nios2_qsys_0_ic_data " "Elaborating entity \"embedded_system_nios2_qsys_0_ic_data_module\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_data_module:embedded_system_nios2_qsys_0_ic_data\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_ic_data" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 5775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202390383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_data_module:embedded_system_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_data_module:embedded_system_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202390431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/Cinna-BoN-FPGA/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202390493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202390493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_data_module:embedded_system_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_data_module:embedded_system_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202390494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_ic_tag_module embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_tag_module:embedded_system_nios2_qsys_0_ic_tag " "Elaborating entity \"embedded_system_nios2_qsys_0_ic_tag_module\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_tag_module:embedded_system_nios2_qsys_0_ic_tag\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_ic_tag" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 5841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202390559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_tag_module:embedded_system_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_tag_module:embedded_system_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202390576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aro1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aro1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aro1 " "Found entity 1: altsyncram_aro1" {  } { { "db/altsyncram_aro1.tdf" "" { Text "D:/Cinna-BoN-FPGA/db/altsyncram_aro1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202390632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202390632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aro1 embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_tag_module:embedded_system_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_aro1:auto_generated " "Elaborating entity \"altsyncram_aro1\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_ic_tag_module:embedded_system_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_aro1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202390633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_register_bank_a_module embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a " "Elaborating entity \"embedded_system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_register_bank_a" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 6385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202390707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202390743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jho1 " "Found entity 1: altsyncram_jho1" {  } { { "db/altsyncram_jho1.tdf" "" { Text "D:/Cinna-BoN-FPGA/db/altsyncram_jho1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202390803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202390803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jho1 embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_jho1:auto_generated " "Elaborating entity \"altsyncram_jho1\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_jho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202390804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_register_bank_b_module embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b " "Elaborating entity \"embedded_system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_register_bank_b" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 6407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202390918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202390955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kho1 " "Found entity 1: altsyncram_kho1" {  } { { "db/altsyncram_kho1.tdf" "" { Text "D:/Cinna-BoN-FPGA/db/altsyncram_kho1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202391023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202391023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kho1 embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_kho1:auto_generated " "Elaborating entity \"altsyncram_kho1\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_kho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_mult_cell embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell " "Elaborating entity \"embedded_system_nios2_qsys_0_mult_cell\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_mult_cell" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 6900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "D:/Cinna-BoN-FPGA/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202391184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202391184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "D:/Cinna-BoN-FPGA/db/altera_mult_add_ujt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "D:/Cinna-BoN-FPGA/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202391923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202391923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_mult_cell:the_embedded_system_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "D:/Cinna-BoN-FPGA/db/altera_mult_add_0kt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202391949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 7169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202392352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_debug embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_debug" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202392423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202392450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_ocimem embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_ocimem" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202392502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_ociram_sp_ram_module embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"embedded_system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_ociram_sp_ram" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202392597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202392655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7g1 " "Found entity 1: altsyncram_j7g1" {  } { { "db/altsyncram_j7g1.tdf" "" { Text "D:/Cinna-BoN-FPGA/db/altsyncram_j7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202392713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202392713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7g1 embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated " "Elaborating entity \"altsyncram_j7g1\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202392714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_avalon_reg embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_avalon_reg" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202392833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_break embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_break" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202392887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_xbrk embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_embedded_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_embedded_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202392981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_dbrk embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_itrace embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_itrace:the_embedded_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_itrace:the_embedded_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_itrace" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_dtrace embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_td_mode embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace\|embedded_system_nios2_qsys_0_nios2_oci_td_mode:embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace\|embedded_system_nios2_qsys_0_nios2_oci_td_mode:embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_fifo embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_fifo" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_oci_test_bench embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_oci_test_bench:the_embedded_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"embedded_system_nios2_qsys_0_oci_test_bench\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_oci_test_bench:the_embedded_system_nios2_qsys_0_oci_test_bench\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_oci_test_bench" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393543 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "embedded_system_nios2_qsys_0_oci_test_bench " "Entity \"embedded_system_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_oci_test_bench" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2322 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1565202393544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_pib embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_pib:the_embedded_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_pib:the_embedded_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_pib" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_im embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_im:the_embedded_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_im:the_embedded_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_im" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_wrapper embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_tck embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embedded_system_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_sysclk embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "embedded_system_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202393757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_onchip_memory2_0 embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"embedded_system_onchip_memory2_0\" for hierarchy \"embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "embedded_system/synthesis/embedded_system.v" "onchip_memory2_0" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202394509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embedded_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"embedded_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202394509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202394509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202394509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202394509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202394509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202394509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202394509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202394509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202394509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202394509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202394509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202394509 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565202394509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_45o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_45o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_45o1 " "Found entity 1: altsyncram_45o1" {  } { { "db/altsyncram_45o1.tdf" "" { Text "D:/Cinna-BoN-FPGA/db/altsyncram_45o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202394551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202394551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_45o1 embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_45o1:auto_generated " "Elaborating entity \"altsyncram_45o1\" for hierarchy \"embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_45o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"embedded_system_mm_interconnect_0\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "embedded_system/synthesis/embedded_system.v" "mm_interconnect_0" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "ad9833_comp_0_avalon_slave_0_translator" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "ad9833_comp_0_avalon_slave_0_agent" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202394991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "ad9833_comp_0_avalon_slave_0_agent_rsp_fifo" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router " "Elaborating entity \"embedded_system_mm_interconnect_0_router\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_default_decode embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_default_decode\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_001 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_001\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_001" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_001_default_decode embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_002 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_002\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_002" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_002_default_decode embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_003 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_003\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_003" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_003_default_decode embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_limiter" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_demux embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_demux\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_demux_001 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_mux embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_mux\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_mux_001 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_demux embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_demux\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_demux_001 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_mux embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_mux\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_mux_001 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_avalon_st_adapter embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"embedded_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_irq_mapper embedded_system:u0\|embedded_system_irq_mapper:irq_mapper " "Elaborating entity \"embedded_system_irq_mapper\" for hierarchy \"embedded_system:u0\|embedded_system_irq_mapper:irq_mapper\"" {  } { { "embedded_system/synthesis/embedded_system.v" "irq_mapper" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embedded_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embedded_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "embedded_system/synthesis/embedded_system.v" "rst_controller" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embedded_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embedded_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "embedded_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embedded_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embedded_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "embedded_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202395427 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_embedded_system_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_embedded_system_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_itrace" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3252 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1565202396034 "|CinnaBoNFPGA|embedded_system:u0|embedded_system_nios2_qsys_0:nios2_qsys_0|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci|embedded_system_nios2_qsys_0_nios2_oci_itrace:the_embedded_system_nios2_qsys_0_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565202396700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.07.14:26:40 Progress: Loading sld4ba3b029/alt_sld_fab_wrapper_hw.tcl " "2019.08.07.14:26:40 Progress: Loading sld4ba3b029/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202400468 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202402484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202402616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202404224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202404358 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202404489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202404646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202404653 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202404661 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565202405351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4ba3b029/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4ba3b029/alt_sld_fab.v" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202405635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202405635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202405744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202405744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202405746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202405746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202405829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202405829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202405933 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202405933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202405933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202406022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202406022 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1565202409724 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1565202409724 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1565202409762 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1565202409762 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1565202409762 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1565202409762 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1565202409762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202411083 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565202412331 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202412534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202412921 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg " "Generated suppressed messages file D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202413519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565202415828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202415828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2399 " "Implemented 2399 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565202416155 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565202416155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2218 " "Implemented 2218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565202416155 ""} { "Info" "ICUT_CUT_TM_RAMS" "170 " "Implemented 170 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565202416155 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1565202416155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565202416155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "836 " "Peak virtual memory: 836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565202416220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 14:26:56 2019 " "Processing ended: Wed Aug 07 14:26:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565202416220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565202416220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565202416220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202416220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1565202417448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565202417454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 14:26:57 2019 " "Processing started: Wed Aug 07 14:26:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565202417454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1565202417454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1565202417454 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1565202417523 ""}
{ "Info" "0" "" "Project  = Cinna-BoN-FPGA" {  } {  } 0 0 "Project  = Cinna-BoN-FPGA" 0 0 "Fitter" 0 0 1565202417524 ""}
{ "Info" "0" "" "Revision = Cinna-BoN-FPGA" {  } {  } 0 0 "Revision = Cinna-BoN-FPGA" 0 0 "Fitter" 0 0 1565202417524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1565202417709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1565202417709 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cinna-BoN-FPGA 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"Cinna-BoN-FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565202417734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565202417785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565202417785 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565202418269 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1565202418289 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565202418495 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1565202418554 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 4 " "No exact pin location assignment(s) for 1 pins of 4 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1565202418844 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1565202429967 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 1414 global CLKCTRL_G11 " "clk~inputCLKENA0 with 1414 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1565202430067 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1565202430067 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565202430067 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565202430091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565202430095 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565202430104 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1565202430112 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565202430991 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1565202430991 ""}
{ "Info" "ISTA_SDC_FOUND" "embedded_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'embedded_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565202431017 ""}
{ "Info" "ISTA_SDC_FOUND" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc " "Reading SDC File: 'embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565202431022 ""}
{ "Info" "ISTA_SDC_FOUND" "Cinna-BoN-FPGA.sdc " "Reading SDC File: 'Cinna-BoN-FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565202431026 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Cinna-BoN-FPGA.sdc 10 LED port " "Ignored filter at Cinna-BoN-FPGA.sdc(10): LED could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1565202431027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Cinna-BoN-FPGA.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at Cinna-BoN-FPGA.sdc(10): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LED\] " "set_false_path -from * -to \[get_ports LED\]" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1565202431027 ""}  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565202431027 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1565202431060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1565202431060 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1565202431061 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565202431061 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565202431061 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565202431061 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565202431061 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1565202431061 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1565202431102 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565202431106 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565202431294 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1565202431298 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1565202431298 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565202431298 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fsync2 " "Node \"fsync2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsync2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_adc_miso " "Node \"i_adc_miso\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_adc_miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_btn1 " "Node \"i_btn1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_btn1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_clk " "Node \"i_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led " "Node \"led\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_adc_convst " "Node \"o_adc_convst\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_adc_convst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_adc_mosi " "Node \"o_adc_mosi\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_adc_mosi" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_adc_sck " "Node \"o_adc_sck\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_adc_sck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_clk " "Node \"o_dac_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[10\] " "Node \"o_dac_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[11\] " "Node \"o_dac_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[12\] " "Node \"o_dac_data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[13\] " "Node \"o_dac_data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[1\] " "Node \"o_dac_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[2\] " "Node \"o_dac_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[6\] " "Node \"o_dac_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[7\] " "Node \"o_dac_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[8\] " "Node \"o_dac_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[9\] " "Node \"o_dac_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led2 " "Node \"o_led2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led3 " "Node \"o_led3\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led4 " "Node \"o_led4\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led5 " "Node \"o_led5\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sclk2 " "Node \"sclk2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sclk2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdata2 " "Node \"sdata2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565202431398 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1565202431398 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565202431399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565202436535 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1565202437005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565202443192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565202448325 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565202451260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565202451260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565202452758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "D:/Cinna-BoN-FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1565202459874 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565202459874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1565202469557 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565202469557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565202469563 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.66 " "Total time spent on timing analysis during the Fitter is 5.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1565202474000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565202474062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565202475291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565202475292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565202477397 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565202483099 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1565202483474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.fit.smsg " "Generated suppressed messages file D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565202483728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2522 " "Peak virtual memory: 2522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565202485085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 14:28:05 2019 " "Processing ended: Wed Aug 07 14:28:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565202485085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565202485085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565202485085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565202485085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1565202486827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565202486831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 14:28:06 2019 " "Processing started: Wed Aug 07 14:28:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565202486831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1565202486831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1565202486831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1565202488198 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1565202495618 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1565202495631 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1565202496124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "718 " "Peak virtual memory: 718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565202496226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 14:28:16 2019 " "Processing ended: Wed Aug 07 14:28:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565202496226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565202496226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565202496226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1565202496226 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1565202496962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1565202497660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565202497665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 14:28:17 2019 " "Processing started: Wed Aug 07 14:28:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565202497665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1565202497665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Cinna-BoN-FPGA -c Cinna-BoN-FPGA " "Command: quartus_sta Cinna-BoN-FPGA -c Cinna-BoN-FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1565202497665 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1565202498226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1565202498999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1565202498999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202499053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202499053 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565202499817 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1565202499817 ""}
{ "Info" "ISTA_SDC_FOUND" "embedded_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'embedded_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565202499841 ""}
{ "Info" "ISTA_SDC_FOUND" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc " "Reading SDC File: 'embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565202499849 ""}
{ "Info" "ISTA_SDC_FOUND" "Cinna-BoN-FPGA.sdc " "Reading SDC File: 'Cinna-BoN-FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565202499857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Cinna-BoN-FPGA.sdc 10 LED port " "Ignored filter at Cinna-BoN-FPGA.sdc(10): LED could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1565202499858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Cinna-BoN-FPGA.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at Cinna-BoN-FPGA.sdc(10): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LED\] " "set_false_path -from * -to \[get_ports LED\]" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1565202499858 ""}  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1565202499858 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|the_embedded_system_nios2_qsys_0_nios2_oci\|the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|the_embedded_system_nios2_qsys_0_nios2_oci\|the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565202499876 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1565202499876 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1565202499888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565202499984 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1565202499985 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1565202499997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.196 " "Worst-case setup slack is 9.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.196               0.000 clk  " "    9.196               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.260               0.000 altera_reserved_tck  " "   10.260               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202500101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.274 " "Worst-case hold slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 clk  " "    0.274               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 altera_reserved_tck  " "    0.326               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202500122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.266 " "Worst-case recovery slack is 13.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.266               0.000 clk  " "   13.266               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.609               0.000 altera_reserved_tck  " "   28.609               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202500132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.963 " "Worst-case removal slack is 0.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.963               0.000 clk  " "    0.963               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.262               0.000 altera_reserved_tck  " "    1.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202500143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.627 " "Worst-case minimum pulse width slack is 8.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.627               0.000 clk  " "    8.627               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.708               0.000 altera_reserved_tck  " "   15.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202500150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202500150 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202500173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202500173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202500173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202500173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202500173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.823 ns " "Worst Case Available Settling Time: 18.823 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202500173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202500173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202500173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202500173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202500173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202500173 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565202500173 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1565202500179 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565202500229 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565202503583 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|the_embedded_system_nios2_qsys_0_nios2_oci\|the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|the_embedded_system_nios2_qsys_0_nios2_oci\|the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565202503815 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1565202503815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565202503898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.414 " "Worst-case setup slack is 9.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202503949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202503949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.414               0.000 clk  " "    9.414               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202503949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.379               0.000 altera_reserved_tck  " "   10.379               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202503949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202503949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.260 " "Worst-case hold slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202503969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202503969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clk  " "    0.260               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202503969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 altera_reserved_tck  " "    0.331               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202503969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202503969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.485 " "Worst-case recovery slack is 13.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202504141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202504141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.485               0.000 clk  " "   13.485               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202504141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.862               0.000 altera_reserved_tck  " "   28.862               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202504141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202504141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.919 " "Worst-case removal slack is 0.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202504157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202504157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.919               0.000 clk  " "    0.919               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202504157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.183               0.000 altera_reserved_tck  " "    1.183               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202504157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202504157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.558 " "Worst-case minimum pulse width slack is 8.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202504173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202504173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.558               0.000 clk  " "    8.558               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202504173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.761               0.000 altera_reserved_tck  " "   15.761               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202504173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202504173 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202504222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202504222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202504222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202504222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202504222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.829 ns " "Worst Case Available Settling Time: 18.829 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202504222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202504222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202504222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202504222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202504222 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202504222 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565202504222 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1565202504231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565202504510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565202506439 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|the_embedded_system_nios2_qsys_0_nios2_oci\|the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|the_embedded_system_nios2_qsys_0_nios2_oci\|the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565202506605 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1565202506605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565202506691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.448 " "Worst-case setup slack is 13.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.448               0.000 altera_reserved_tck  " "   13.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.968               0.000 clk  " "   13.968               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202506712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 altera_reserved_tck  " "    0.092               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 clk  " "    0.115               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202506730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.969 " "Worst-case recovery slack is 15.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.969               0.000 clk  " "   15.969               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.420               0.000 altera_reserved_tck  " "   30.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202506739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.473 " "Worst-case removal slack is 0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 clk  " "    0.473               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 altera_reserved_tck  " "    0.571               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202506747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.796 " "Worst-case minimum pulse width slack is 8.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.796               0.000 clk  " "    8.796               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.731               0.000 altera_reserved_tck  " "   15.731               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202506753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202506753 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202506771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202506771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202506771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202506771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202506771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.387 ns " "Worst Case Available Settling Time: 19.387 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202506771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202506771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202506771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202506771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202506771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202506771 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565202506771 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1565202506777 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|the_embedded_system_nios2_qsys_0_nios2_oci\|the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|the_embedded_system_nios2_qsys_0_nios2_oci\|the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565202506999 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1565202506999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565202507098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.961 " "Worst-case setup slack is 13.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.961               0.000 altera_reserved_tck  " "   13.961               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.958               0.000 clk  " "   14.958               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202507117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.065 " "Worst-case hold slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 altera_reserved_tck  " "    0.065               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 clk  " "    0.093               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202507135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.666 " "Worst-case recovery slack is 16.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.666               0.000 clk  " "   16.666               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.890               0.000 altera_reserved_tck  " "   30.890               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202507144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.404 " "Worst-case removal slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 clk  " "    0.404               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 altera_reserved_tck  " "    0.457               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202507154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.781 " "Worst-case minimum pulse width slack is 8.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 clk  " "    8.781               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.787               0.000 altera_reserved_tck  " "   15.787               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565202507159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565202507159 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202507178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202507178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202507178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202507178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202507178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.430 ns " "Worst Case Available Settling Time: 19.430 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202507178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202507178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202507178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202507178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202507178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565202507178 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565202507178 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565202508372 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565202508373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1124 " "Peak virtual memory: 1124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565202508458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 14:28:28 2019 " "Processing ended: Wed Aug 07 14:28:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565202508458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565202508458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565202508458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1565202508458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1565202509563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565202509568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 14:28:29 2019 " "Processing started: Wed Aug 07 14:28:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565202509568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565202509568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565202509568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1565202510597 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v " "Can't generate netlist output files because the file \"D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1565202510998 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v " "Can't generate netlist output files because the license for encrypted file \"D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1565202510998 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v " "Can't generate netlist output files because the file \"D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1565202511338 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v " "Can't generate netlist output files because the license for encrypted file \"D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1565202511338 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v " "Can't generate netlist output files because the file \"D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1565202511679 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v " "Can't generate netlist output files because the license for encrypted file \"D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1565202511679 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565202511777 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 07 14:28:31 2019 " "Processing ended: Wed Aug 07 14:28:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565202511777 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565202511777 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565202511777 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565202511777 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 93 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 93 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565202512458 ""}
