// Seed: 320244558
module module_0 #(
    parameter id_4 = 32'd68,
    parameter id_5 = 32'd67
) (
    input  uwire id_0,
    output uwire id_1,
    output wor   id_2
);
  assign module_1.type_10 = 0;
  defparam id_4.id_5 = 1'd0;
  assign id_2 = 1 === 1'b0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    output logic id_3,
    input supply1 id_4,
    output tri id_5,
    input uwire id_6,
    input wor id_7
);
  always id_3 <= #1 1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5
  );
endmodule
