module counter (  
  input clk,              
  input reset,             
  output reg[3:0] out);  
  always @ (posedge clk) 
    begin
      if (!reset)
      begin
          out <= 0;
        end
    else 
      begin
        case()
          0:out<=out+1
          1:out<=out-1
            endcase
      end
  end
endmodule
