Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 12 15:56:00 2023
| Host         : LAPTOP-UAA2KK37 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_input_clock_timing_summary_routed.rpt -pb top_input_clock_timing_summary_routed.pb -rpx top_input_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : top_input_clock
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                         118         
TIMING-25  Critical Warning  Invalid clock waveform on gigabit transceiver (GT)  1           
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (213)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: SI5324_OUT_C_P (HIGH)

 There are 109 register/latch pins with no clock driven by root clock pin: SYSCLK_P (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (213)
--------------------------------------------------
 There are 213 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.038        0.000                      0                  101        0.113        0.000                      0                  101        3.600        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                           ------------         ----------      --------------
clk_fpga_0                                                                                                      {0.000 10.000}       20.000          50.000          
gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.500}        5.000           200.000         
gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                                                                                 18.591        0.000                       0                     1  
gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK        6.038        0.000                      0                  101        0.113        0.000                      0                  101        3.600        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                From Clock                                                                                                To Clock                                                                                                
----------                                                                                                ----------                                                                                                --------                                                                                                
(none)                                                                                                                                                                                                                                                                                                                        
(none)                                                                                                    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK                                                                                                            
(none)                                                                                                                                                                                                              gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                From Clock                                                                                                To Clock                                                                                                
----------                                                                                                ----------                                                                                                --------                                                                                                
(none)                                                                                                                                                                                                                                                                                                                        
(none)                                                                                                    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK                                                                                                            
(none)                                                                                                                                                                                                              gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zynq_inst/zynq_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.408         20.000      18.591     BUFGCTRL_X0Y18  zynq_inst/zynq_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  To Clock:  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.223ns (13.456%)  route 1.434ns (86.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 10.283 - 8.000 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.997 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.314     2.311    gtwizard_0_main/gt0_frame_gen/GT0_TXUSRCLK2_OUT
    SLICE_X163Y117       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.223     2.534 r  gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/Q
                         net (fo=16, routed)          1.434     3.968    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txdata_in[0]
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     8.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.352    10.283    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.177    10.460    
                         clock uncertainty           -0.035    10.425    
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[2])
                                                     -0.419    10.006    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         10.006    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                  6.038    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.223ns (13.456%)  route 1.434ns (86.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 10.283 - 8.000 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.997 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.314     2.311    gtwizard_0_main/gt0_frame_gen/GT0_TXUSRCLK2_OUT
    SLICE_X163Y117       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.223     2.534 r  gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/Q
                         net (fo=16, routed)          1.434     3.968    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txdata_in[0]
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     8.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.352    10.283    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.177    10.460    
                         clock uncertainty           -0.035    10.425    
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[3])
                                                     -0.419    10.006    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         10.006    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                  6.038    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[7]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.223ns (14.240%)  route 1.343ns (85.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 10.283 - 8.000 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.997 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.314     2.311    gtwizard_0_main/gt0_frame_gen/GT0_TXUSRCLK2_OUT
    SLICE_X163Y117       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.223     2.534 r  gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/Q
                         net (fo=16, routed)          1.343     3.877    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txdata_in[0]
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     8.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.352    10.283    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.177    10.460    
                         clock uncertainty           -0.035    10.425    
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXDATA[7])
                                                     -0.419    10.006    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         10.006    
                         arrival time                          -3.877    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.352ns (22.178%)  route 1.235ns (77.822%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 10.059 - 8.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.997 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.263     2.260    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y105       FDRE (Prop_fdre_C_Q)         0.223     2.483 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.474     2.957    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X118Y105       LUT4 (Prop_lut4_I3_O)        0.043     3.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.328     3.328    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X118Y104       LUT4 (Prop_lut4_I3_O)        0.043     3.371 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.118     3.488    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X118Y104       LUT2 (Prop_lut2_I0_O)        0.043     3.531 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.316     3.847    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X119Y106       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     8.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.128    10.059    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y106       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.175    10.234    
                         clock uncertainty           -0.035    10.199    
    SLICE_X119Y106       FDRE (Setup_fdre_C_CE)      -0.201     9.998    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.352ns (22.178%)  route 1.235ns (77.822%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 10.059 - 8.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.997 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.263     2.260    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y105       FDRE (Prop_fdre_C_Q)         0.223     2.483 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.474     2.957    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X118Y105       LUT4 (Prop_lut4_I3_O)        0.043     3.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.328     3.328    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X118Y104       LUT4 (Prop_lut4_I3_O)        0.043     3.371 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.118     3.488    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X118Y104       LUT2 (Prop_lut2_I0_O)        0.043     3.531 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.316     3.847    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X119Y106       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     8.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.128    10.059    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y106       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.175    10.234    
                         clock uncertainty           -0.035    10.199    
    SLICE_X119Y106       FDRE (Setup_fdre_C_CE)      -0.201     9.998    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.352ns (22.178%)  route 1.235ns (77.822%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 10.059 - 8.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.997 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.263     2.260    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y105       FDRE (Prop_fdre_C_Q)         0.223     2.483 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.474     2.957    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X118Y105       LUT4 (Prop_lut4_I3_O)        0.043     3.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.328     3.328    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X118Y104       LUT4 (Prop_lut4_I3_O)        0.043     3.371 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.118     3.488    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X118Y104       LUT2 (Prop_lut2_I0_O)        0.043     3.531 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.316     3.847    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X119Y106       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     8.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.128    10.059    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y106       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.175    10.234    
                         clock uncertainty           -0.035    10.199    
    SLICE_X119Y106       FDRE (Setup_fdre_C_CE)      -0.201     9.998    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.352ns (22.178%)  route 1.235ns (77.822%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 10.059 - 8.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.997 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.263     2.260    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y105       FDRE (Prop_fdre_C_Q)         0.223     2.483 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.474     2.957    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X118Y105       LUT4 (Prop_lut4_I3_O)        0.043     3.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.328     3.328    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X118Y104       LUT4 (Prop_lut4_I3_O)        0.043     3.371 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.118     3.488    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X118Y104       LUT2 (Prop_lut2_I0_O)        0.043     3.531 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.316     3.847    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X119Y106       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     8.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.128    10.059    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y106       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.175    10.234    
                         clock uncertainty           -0.035    10.199    
    SLICE_X119Y106       FDRE (Setup_fdre_C_CE)      -0.201     9.998    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.352ns (22.388%)  route 1.220ns (77.612%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 10.060 - 8.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.997 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.263     2.260    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y105       FDRE (Prop_fdre_C_Q)         0.223     2.483 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.474     2.957    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X118Y105       LUT4 (Prop_lut4_I3_O)        0.043     3.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.328     3.328    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X118Y104       LUT4 (Prop_lut4_I3_O)        0.043     3.371 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.118     3.488    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X118Y104       LUT2 (Prop_lut2_I0_O)        0.043     3.531 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.301     3.832    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X119Y103       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     8.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.129    10.060    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y103       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.175    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X119Y103       FDRE (Setup_fdre_C_CE)      -0.201     9.999    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.352ns (22.388%)  route 1.220ns (77.612%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 10.060 - 8.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.997 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.263     2.260    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y105       FDRE (Prop_fdre_C_Q)         0.223     2.483 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.474     2.957    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X118Y105       LUT4 (Prop_lut4_I3_O)        0.043     3.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.328     3.328    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X118Y104       LUT4 (Prop_lut4_I3_O)        0.043     3.371 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.118     3.488    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X118Y104       LUT2 (Prop_lut2_I0_O)        0.043     3.531 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.301     3.832    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X119Y103       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     8.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.129    10.060    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y103       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.175    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X119Y103       FDRE (Setup_fdre_C_CE)      -0.201     9.999    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@8.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.352ns (22.388%)  route 1.220ns (77.612%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 10.060 - 8.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.997 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.263     2.260    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y105       FDRE (Prop_fdre_C_Q)         0.223     2.483 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.474     2.957    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X118Y105       LUT4 (Prop_lut4_I3_O)        0.043     3.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.328     3.328    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X118Y104       LUT4 (Prop_lut4_I3_O)        0.043     3.371 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.118     3.488    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X118Y104       LUT2 (Prop_lut2_I0_O)        0.043     3.531 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.301     3.832    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X119Y103       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     8.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.129    10.060    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y103       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.175    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X119Y103       FDRE (Setup_fdre_C_CE)      -0.201     9.999    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  6.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.565     0.945    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X116Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y105       FDRE (Prop_fdre_C_Q)         0.100     1.045 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     1.105    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X116Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.766     1.190    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X116Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.245     0.945    
    SLICE_X116Y105       FDRE (Hold_fdre_C_D)         0.047     0.992    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.566     0.946    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X118Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y107       FDRE (Prop_fdre_C_Q)         0.118     1.064 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.119    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X118Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.767     1.191    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X118Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.245     0.946    
    SLICE_X118Y107       FDRE (Hold_fdre_C_D)         0.042     0.988    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.453%)  route 0.098ns (49.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.565     0.945    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X116Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y105       FDRE (Prop_fdre_C_Q)         0.100     1.045 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.098     1.143    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/data_out
    SLICE_X117Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.766     1.190    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X117Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.234     0.956    
    SLICE_X117Y105       FDRE (Hold_fdre_C_D)         0.040     0.996    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gtwizard_0_main/gt0_frame_gen/system_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gt0_frame_gen/system_reset_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.599     0.979    gtwizard_0_main/gt0_frame_gen/GT0_TXUSRCLK2_OUT
    SLICE_X162Y117       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/system_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDRE (Prop_fdre_C_Q)         0.091     1.070 r  gtwizard_0_main/gt0_frame_gen/system_reset_r_reg/Q
                         net (fo=1, routed)           0.056     1.126    gtwizard_0_main/gt0_frame_gen/system_reset_r
    SLICE_X162Y117       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/system_reset_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.799     1.223    gtwizard_0_main/gt0_frame_gen/GT0_TXUSRCLK2_OUT
    SLICE_X162Y117       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/system_reset_r2_reg/C
                         clock pessimism             -0.244     0.979    
    SLICE_X162Y117       FDRE (Hold_fdre_C_D)        -0.006     0.973    gtwizard_0_main/gt0_frame_gen/system_reset_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 gtwizard_0_main/gt0_frame_gen/tx_data_ram_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.966%)  route 0.108ns (52.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.599     0.979    gtwizard_0_main/gt0_frame_gen/GT0_TXUSRCLK2_OUT
    SLICE_X162Y117       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/tx_data_ram_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  gtwizard_0_main/gt0_frame_gen/tx_data_ram_r_reg[15]/Q
                         net (fo=1, routed)           0.108     1.187    gtwizard_0_main/gt0_frame_gen/tx_data_ram_r[15]
    SLICE_X163Y117       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.799     1.223    gtwizard_0_main/gt0_frame_gen/GT0_TXUSRCLK2_OUT
    SLICE_X163Y117       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/C
                         clock pessimism             -0.233     0.990    
    SLICE_X163Y117       FDRE (Hold_fdre_C_D)         0.040     1.030    gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.566     0.946    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X118Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y107       FDRE (Prop_fdre_C_Q)         0.118     1.064 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     1.160    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X119Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.767     1.191    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.234     0.957    
    SLICE_X119Y107       FDRE (Hold_fdre_C_D)         0.040     0.997    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.565     0.945    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X116Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y105       FDRE (Prop_fdre_C_Q)         0.091     1.036 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     1.142    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X116Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.766     1.190    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X116Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.245     0.945    
    SLICE_X116Y105       FDRE (Hold_fdre_C_D)         0.006     0.951    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.155ns (60.886%)  route 0.100ns (39.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.599     0.979    gtwizard_0_main/gt0_frame_gen/GT0_TXUSRCLK2_OUT
    SLICE_X161Y117       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDRE (Prop_fdre_C_Q)         0.091     1.070 r  gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[4]/Q
                         net (fo=4, routed)           0.100     1.170    gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[4]
    SLICE_X161Y117       LUT6 (Prop_lut6_I4_O)        0.064     1.234 r  gtwizard_0_main/gt0_frame_gen/read_counter_i[5]_i_1/O
                         net (fo=1, routed)           0.000     1.234    gtwizard_0_main/gt0_frame_gen/plusOp[5]
    SLICE_X161Y117       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.799     1.223    gtwizard_0_main/gt0_frame_gen/GT0_TXUSRCLK2_OUT
    SLICE_X161Y117       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[5]/C
                         clock pessimism             -0.244     0.979    
    SLICE_X161Y117       FDRE (Hold_fdre_C_D)         0.061     1.040    gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.129ns (47.503%)  route 0.143ns (52.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.598     0.978    gtwizard_0_main/gt0_frame_gen/GT0_TXUSRCLK2_OUT
    SLICE_X162Y118       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDRE (Prop_fdre_C_Q)         0.100     1.078 r  gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[7]/Q
                         net (fo=3, routed)           0.143     1.221    gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[7]
    SLICE_X162Y118       LUT4 (Prop_lut4_I2_O)        0.029     1.250 r  gtwizard_0_main/gt0_frame_gen/read_counter_i[8]_i_2/O
                         net (fo=1, routed)           0.000     1.250    gtwizard_0_main/gt0_frame_gen/plusOp[8]
    SLICE_X162Y118       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.798     1.222    gtwizard_0_main/gt0_frame_gen/GT0_TXUSRCLK2_OUT
    SLICE_X162Y118       FDRE                                         r  gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[8]/C
                         clock pessimism             -0.244     0.978    
    SLICE_X162Y118       FDRE (Hold_fdre_C_D)         0.075     1.053    gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.462%)  route 0.173ns (57.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.566     0.946    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X119Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y107       FDRE (Prop_fdre_C_Q)         0.100     1.046 f  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.173     1.219    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3
    SLICE_X118Y104       LUT4 (Prop_lut4_I2_O)        0.028     1.247 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     1.247    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X118Y104       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.768     1.192    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X118Y104       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.231     0.961    
    SLICE_X118Y104       FDRE (Hold_fdre_C_D)         0.087     1.048    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         8.000       5.576      GTXE2_CHANNEL_X0Y9  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            2.424         8.000       5.576      GTXE2_CHANNEL_X0Y9  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            2.424         8.000       5.576      GTXE2_CHANNEL_X0Y9  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.408         8.000       6.591      BUFGCTRL_X0Y0       gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/I
Min Period        n/a     FDCE/C                   n/a            0.750         8.000       7.250      SLICE_X130Y109      gtwizard_0_main/gt0_txfsmresetdone_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X161Y117      gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X161Y117      gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X162Y118      gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[8]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X162Y117      gtwizard_0_main/gt0_frame_gen/system_reset_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X116Y105      gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         4.000       3.600      SLICE_X130Y109      gtwizard_0_main/gt0_txfsmresetdone_r_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.000       3.600      SLICE_X130Y109      gtwizard_0_main/gt0_txfsmresetdone_r_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X161Y117      gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X161Y117      gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X161Y117      gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X161Y117      gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y118      gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[8]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y118      gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[8]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y117      gtwizard_0_main/gt0_frame_gen/system_reset_r_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X162Y117      gtwizard_0_main/gt0_frame_gen/system_reset_r_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.000       3.650      SLICE_X130Y109      gtwizard_0_main/gt0_txfsmresetdone_r2_reg/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         4.000       3.650      SLICE_X130Y109      gtwizard_0_main/gt0_txfsmresetdone_r2_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.000       3.650      SLICE_X130Y109      gtwizard_0_main/gt0_txfsmresetdone_r_reg/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         4.000       3.650      SLICE_X130Y109      gtwizard_0_main/gt0_txfsmresetdone_r_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X163Y117      gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X163Y117      gtwizard_0_main/gt0_frame_gen/TX_DATA_OUT_reg[15]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X162Y118      gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X162Y118      gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X161Y117      gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X161Y117      gtwizard_0_main/gt0_frame_gen/read_counter_i_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.426ns  (logic 0.000ns (0.000%)  route 1.426ns (100.000%))
  Logic Levels:           0  
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/CPLLLOCK
                         net (fo=1, routed)           1.426     1.426    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg1_0
    SLICE_X119Y109       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.811ns  (logic 0.000ns (0.000%)  route 0.811ns (100.000%))
  Logic Levels:           0  
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/CPLLLOCK
                         net (fo=1, routed)           0.811     0.811    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg1_0
    SLICE_X119Y109       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.406ns  (logic 0.944ns (39.227%)  route 1.462ns (60.773%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.997 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.486     2.483    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     3.427 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=1, routed)           1.462     4.890    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_in
    SLICE_X118Y110       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.629ns  (logic 0.259ns (41.162%)  route 0.370ns (58.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.997 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.263     2.260    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X118Y104       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y104       FDRE (Prop_fdre_C_Q)         0.259     2.519 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.370     2.889    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X118Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.118ns (38.410%)  route 0.189ns (61.590%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.567     0.947    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X118Y104       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y104       FDRE (Prop_fdre_C_Q)         0.118     1.065 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.189     1.254    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X118Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.355ns  (logic 0.529ns (39.026%)  route 0.826ns (60.974%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.771     1.151    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     1.680 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=1, routed)           0.826     2.507    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_in
    SLICE_X118Y110       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.603ns  (logic 0.223ns (36.959%)  route 0.380ns (63.041%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y109       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
    SLICE_X115Y109       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.380     0.603    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X116Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     0.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.127     2.058    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X116Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.259ns (43.327%)  route 0.339ns (56.673%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y109       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
    SLICE_X118Y109       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.339     0.598    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_TX_FSM_RESET_DONE_OUT
    SLICE_X118Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     0.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.128     2.059    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X118Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.741%)  route 0.196ns (66.259%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y109       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
    SLICE_X115Y109       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.196     0.296    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X116Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.766     1.190    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X116Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.118ns (39.760%)  route 0.179ns (60.240%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y109       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
    SLICE_X118Y109       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.179     0.297    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_TX_FSM_RESET_DONE_OUT
    SLICE_X118Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.767     1.191    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X118Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           220 Endpoints
Min Delay           220 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYSCLK_P
                            (input port)
  Destination:            REC_CLOCK_C_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.227ns  (logic 2.579ns (31.350%)  route 5.648ns (68.650%))
  Logic Levels:           4  (BUFG=1 IBUFDS=1 MMCME2_ADV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  CLK_IBUFGDS/O
                         net (fo=1, routed)           1.081     1.961    clk_200MHz_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.038 r  MMCME2_BASE_inst_60/CLKOUT3
                         net (fo=1, routed)           1.948     3.986    clkout_200MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.079 r  clkout_200MHz_BUFG_inst/O
                         net (fo=30, routed)          2.619     6.697    clkout_200MHz_BUFG
    AD20                 OBUFDS (Prop_obufds_I_OB)    1.529     8.227 r  q0_CLK_OBUFDS/OB
                         net (fo=0)                   0.000     8.227    REC_CLOCK_C_N
    AE20                                                              r  REC_CLOCK_C_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (input port)
  Destination:            REC_CLOCK_C_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.227ns  (logic 2.579ns (31.350%)  route 5.648ns (68.650%))
  Logic Levels:           4  (BUFG=1 IBUFDS=1 MMCME2_ADV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  CLK_IBUFGDS/O
                         net (fo=1, routed)           1.081     1.961    clk_200MHz_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.038 r  MMCME2_BASE_inst_60/CLKOUT3
                         net (fo=1, routed)           1.948     3.986    clkout_200MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     4.079 r  clkout_200MHz_BUFG_inst/O
                         net (fo=30, routed)          2.619     6.697    clkout_200MHz_BUFG
    AD20                 OBUFDS (Prop_obufds_I_O)     1.529     8.227 r  q0_CLK_OBUFDS/O
                         net (fo=0)                   0.000     8.227    REC_CLOCK_C_P
    AD20                                                              r  REC_CLOCK_C_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (input port)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/CPLLLOCKDETCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.571ns  (logic 1.050ns (18.845%)  route 4.521ns (81.155%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  CLK_IBUFGDS/O
                         net (fo=1, routed)           1.081     1.961    clk_200MHz_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.038 r  MMCME2_BASE_inst_60/CLKOUT2
                         net (fo=1, routed)           1.948     3.986    gtwizard_0_main/clkout_60MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.079 r  gtwizard_0_main/DRP_CLK_BUFG/O
                         net (fo=83, routed)          1.492     5.571    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_cplllockdetclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/CPLLLOCKDETCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (input port)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.557ns  (logic 1.050ns (18.892%)  route 4.507ns (81.108%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  CLK_IBUFGDS/O
                         net (fo=1, routed)           1.081     1.961    clk_200MHz_bufg
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.038 r  MMCME2_BASE_inst_60/CLKOUT2
                         net (fo=1, routed)           1.948     3.986    gtwizard_0_main/clkout_60MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.079 r  gtwizard_0_main/DRP_CLK_BUFG/O
                         net (fo=83, routed)          1.478     5.557    gtwizard_0_main/gtwizard_0_support_i/common0_i/gt0_cplllockdetclk_in
    GTXE2_COMMON_X0Y2    GTXE2_COMMON                                 r  gtwizard_0_main/gtwizard_0_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_output_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            GPIO_LED_RIGHT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 2.922ns (71.699%)  route 1.154ns (28.301%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  led_output_reg/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  led_output_reg/Q
                         net (fo=2, routed)           1.154     1.358    GPIO_LED_RIGHT_OBUF
    W21                  OBUF (Prop_obuf_I_O)         2.718     4.076 r  GPIO_LED_RIGHT_OBUF_inst/O
                         net (fo=0)                   0.000     4.076    GPIO_LED_RIGHT
    W21                                                               r  GPIO_LED_RIGHT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_clk_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_clk_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.612ns  (logic 0.388ns (14.856%)  route 2.224ns (85.144%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  counter_clk_reg[19]/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  counter_clk_reg[19]/Q
                         net (fo=2, routed)           0.468     0.727    counter_clk_reg_n_0_[19]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.043     0.770 f  counter_clk[0]_i_8/O
                         net (fo=1, routed)           0.436     1.206    counter_clk[0]_i_8_n_0
    SLICE_X1Y109         LUT5 (Prop_lut5_I4_O)        0.043     1.249 f  counter_clk[0]_i_4/O
                         net (fo=3, routed)           0.461     1.709    counter_clk[0]_i_4_n_0
    SLICE_X1Y109         LUT4 (Prop_lut4_I1_O)        0.043     1.752 r  counter_clk[27]_i_1/O
                         net (fo=27, routed)          0.860     2.612    led_output
    SLICE_X0Y112         FDRE                                         r  counter_clk_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_clk_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_clk_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.612ns  (logic 0.388ns (14.856%)  route 2.224ns (85.144%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  counter_clk_reg[19]/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  counter_clk_reg[19]/Q
                         net (fo=2, routed)           0.468     0.727    counter_clk_reg_n_0_[19]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.043     0.770 f  counter_clk[0]_i_8/O
                         net (fo=1, routed)           0.436     1.206    counter_clk[0]_i_8_n_0
    SLICE_X1Y109         LUT5 (Prop_lut5_I4_O)        0.043     1.249 f  counter_clk[0]_i_4/O
                         net (fo=3, routed)           0.461     1.709    counter_clk[0]_i_4_n_0
    SLICE_X1Y109         LUT4 (Prop_lut4_I1_O)        0.043     1.752 r  counter_clk[27]_i_1/O
                         net (fo=27, routed)          0.860     2.612    led_output
    SLICE_X0Y112         FDRE                                         r  counter_clk_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_clk_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_clk_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.612ns  (logic 0.388ns (14.856%)  route 2.224ns (85.144%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  counter_clk_reg[19]/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  counter_clk_reg[19]/Q
                         net (fo=2, routed)           0.468     0.727    counter_clk_reg_n_0_[19]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.043     0.770 f  counter_clk[0]_i_8/O
                         net (fo=1, routed)           0.436     1.206    counter_clk[0]_i_8_n_0
    SLICE_X1Y109         LUT5 (Prop_lut5_I4_O)        0.043     1.249 f  counter_clk[0]_i_4/O
                         net (fo=3, routed)           0.461     1.709    counter_clk[0]_i_4_n_0
    SLICE_X1Y109         LUT4 (Prop_lut4_I1_O)        0.043     1.752 r  counter_clk[27]_i_1/O
                         net (fo=27, routed)          0.860     2.612    led_output
    SLICE_X0Y112         FDRE                                         r  counter_clk_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_clk_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_clk_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.526ns  (logic 0.388ns (15.358%)  route 2.138ns (84.642%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  counter_clk_reg[19]/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  counter_clk_reg[19]/Q
                         net (fo=2, routed)           0.468     0.727    counter_clk_reg_n_0_[19]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.043     0.770 f  counter_clk[0]_i_8/O
                         net (fo=1, routed)           0.436     1.206    counter_clk[0]_i_8_n_0
    SLICE_X1Y109         LUT5 (Prop_lut5_I4_O)        0.043     1.249 f  counter_clk[0]_i_4/O
                         net (fo=3, routed)           0.461     1.709    counter_clk[0]_i_4_n_0
    SLICE_X1Y109         LUT4 (Prop_lut4_I1_O)        0.043     1.752 r  counter_clk[27]_i_1/O
                         net (fo=27, routed)          0.774     2.526    led_output
    SLICE_X0Y111         FDRE                                         r  counter_clk_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_clk_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_clk_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.526ns  (logic 0.388ns (15.358%)  route 2.138ns (84.642%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  counter_clk_reg[19]/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  counter_clk_reg[19]/Q
                         net (fo=2, routed)           0.468     0.727    counter_clk_reg_n_0_[19]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.043     0.770 f  counter_clk[0]_i_8/O
                         net (fo=1, routed)           0.436     1.206    counter_clk[0]_i_8_n_0
    SLICE_X1Y109         LUT5 (Prop_lut5_I4_O)        0.043     1.249 f  counter_clk[0]_i_4/O
                         net (fo=3, routed)           0.461     1.709    counter_clk[0]_i_4_n_0
    SLICE_X1Y109         LUT4 (Prop_lut4_I1_O)        0.043     1.752 r  counter_clk[27]_i_1/O
                         net (fo=27, routed)          0.774     2.526    led_output
    SLICE_X0Y111         FDRE                                         r  counter_clk_reg[22]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg1/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y109       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg1/C
    SLICE_X119Y109       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.155    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync1
    SLICE_X119Y109       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y110       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
    SLICE_X118Y110       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.173    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X118Y110       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.173    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X110Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y105       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
    SLICE_X118Y105       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.173    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X118Y105       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg2/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y109       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg2/C
    SLICE_X119Y109       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     0.197    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync2
    SLICE_X119Y109       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y110       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
    SLICE_X118Y110       FDRE (Prop_fdre_C_Q)         0.107     0.107 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     0.212    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync2
    SLICE_X118Y110       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.107     0.107 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     0.212    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync2
    SLICE_X110Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg5/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg6/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.091ns (38.894%)  route 0.143ns (61.106%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y109       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg5/C
    SLICE_X119Y109       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg5/Q
                         net (fo=1, routed)           0.143     0.234    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync5
    SLICE_X119Y109       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_time_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_time_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.161%)  route 0.108ns (45.839%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y107       FDSE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_time_cnt_reg[2]/C
    SLICE_X120Y107       FDSE (Prop_fdse_C_Q)         0.100     0.100 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_time_cnt_reg[2]/Q
                         net (fo=5, routed)           0.108     0.208    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_time_cnt_reg[2]
    SLICE_X121Y107       LUT4 (Prop_lut4_I3_O)        0.028     0.236 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_time_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.236    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_time_cnt0[3]
    SLICE_X121Y107       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_time_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.146ns (60.919%)  route 0.094ns (39.081%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/C
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/Q
                         net (fo=4, routed)           0.094     0.212    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[6]
    SLICE_X111Y108       LUT5 (Prop_lut5_I2_O)        0.028     0.240 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_i_1/O
                         net (fo=1, routed)           0.000     0.240    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_i_1_n_0
    SLICE_X111Y108       FDRE                                         r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_0_main/gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GPIO_LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.463ns  (logic 2.382ns (31.917%)  route 5.081ns (68.083%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.997 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.268     2.265    gtwizard_0_main/gt0_txusrclk2_i
    SLICE_X130Y109       FDCE                                         r  gtwizard_0_main/gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y109       FDCE (Prop_fdce_C_Q)         0.223     2.488 f  gtwizard_0_main/gt0_txfsmresetdone_r2_reg/Q
                         net (fo=1, routed)           0.762     3.250    gtwizard_0_main/gt0_frame_gen/out
    SLICE_X152Y109       LUT1 (Prop_lut1_I0_O)        0.043     3.293 r  gtwizard_0_main/gt0_frame_gen/GPIO_LED_0_OBUF_inst_i_1/O
                         net (fo=2, routed)           4.319     7.612    GPIO_LED_0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         2.116     9.728 r  GPIO_LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.728    GPIO_LED_0
    A17                                                               r  GPIO_LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                            (clock source 'gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.484ns  (logic 0.093ns (3.743%)  route 2.391ns (96.257%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK fall edge)
                                                      4.000     4.000 f  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     4.000 f  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     4.904    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.997 f  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.487     6.484    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                f  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                            (clock source 'gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.152ns  (logic 0.026ns (2.256%)  route 1.126ns (97.744%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.772     1.152    gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gtwizard_0_main/gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GPIO_LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.806ns  (logic 1.359ns (35.715%)  route 2.447ns (64.285%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.380 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.571     0.951    gtwizard_0_main/gt0_txusrclk2_i
    SLICE_X130Y109       FDCE                                         r  gtwizard_0_main/gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y109       FDCE (Prop_fdce_C_Q)         0.100     1.051 f  gtwizard_0_main/gt0_txfsmresetdone_r2_reg/Q
                         net (fo=1, routed)           0.423     1.474    gtwizard_0_main/gt0_frame_gen/out
    SLICE_X152Y109       LUT1 (Prop_lut1_I0_O)        0.028     1.502 r  gtwizard_0_main/gt0_frame_gen/GPIO_LED_0_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.024     3.526    GPIO_LED_0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.231     4.757 r  GPIO_LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.757    GPIO_LED_0
    A17                                                               r  GPIO_LED_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gt0_txfsmresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.212ns  (logic 0.302ns (24.921%)  route 0.910ns (75.079%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y109       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
    SLICE_X118Y109       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.591     0.850    gtwizard_0_main/gtwizard_0_support_i/gt0_txfsmresetdone_i
    SLICE_X130Y109       LUT1 (Prop_lut1_I0_O)        0.043     0.893 f  gtwizard_0_main/gtwizard_0_support_i/gt0_txfsmresetdone_r_i_1/O
                         net (fo=2, routed)           0.319     1.212    gtwizard_0_main/gtwizard_0_support_i_n_3
    SLICE_X130Y109       FDCE                                         f  gtwizard_0_main/gt0_txfsmresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     0.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.132     2.063    gtwizard_0_main/gt0_txusrclk2_i
    SLICE_X130Y109       FDCE                                         r  gtwizard_0_main/gt0_txfsmresetdone_r2_reg/C

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gt0_txfsmresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.212ns  (logic 0.302ns (24.921%)  route 0.910ns (75.079%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y109       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
    SLICE_X118Y109       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.591     0.850    gtwizard_0_main/gtwizard_0_support_i/gt0_txfsmresetdone_i
    SLICE_X130Y109       LUT1 (Prop_lut1_I0_O)        0.043     0.893 f  gtwizard_0_main/gtwizard_0_support_i/gt0_txfsmresetdone_r_i_1/O
                         net (fo=2, routed)           0.319     1.212    gtwizard_0_main/gtwizard_0_support_i_n_3
    SLICE_X130Y109       FDCE                                         f  gtwizard_0_main/gt0_txfsmresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     0.848    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.931 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          1.132     2.063    gtwizard_0_main/gt0_txusrclk2_i
    SLICE_X130Y109       FDCE                                         r  gtwizard_0_main/gt0_txfsmresetdone_r_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gt0_txfsmresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.146ns (23.442%)  route 0.477ns (76.558%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y109       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
    SLICE_X118Y109       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.332     0.450    gtwizard_0_main/gtwizard_0_support_i/gt0_txfsmresetdone_i
    SLICE_X130Y109       LUT1 (Prop_lut1_I0_O)        0.028     0.478 f  gtwizard_0_main/gtwizard_0_support_i/gt0_txfsmresetdone_r_i_1/O
                         net (fo=2, routed)           0.145     0.623    gtwizard_0_main/gtwizard_0_support_i_n_3
    SLICE_X130Y109       FDCE                                         f  gtwizard_0_main/gt0_txfsmresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.772     1.196    gtwizard_0_main/gt0_txusrclk2_i
    SLICE_X130Y109       FDCE                                         r  gtwizard_0_main/gt0_txfsmresetdone_r2_reg/C

Slack:                    inf
  Source:                 gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gtwizard_0_main/gt0_txfsmresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.146ns (23.442%)  route 0.477ns (76.558%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y109       FDRE                         0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
    SLICE_X118Y109       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.332     0.450    gtwizard_0_main/gtwizard_0_support_i/gt0_txfsmresetdone_i
    SLICE_X130Y109       LUT1 (Prop_lut1_I0_O)        0.028     0.478 f  gtwizard_0_main/gtwizard_0_support_i/gt0_txfsmresetdone_r_i_1/O
                         net (fo=2, routed)           0.145     0.623    gtwizard_0_main/gtwizard_0_support_i_n_3
    SLICE_X130Y109       FDCE                                         f  gtwizard_0_main/gt0_txfsmresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_main/gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.424 r  gtwizard_0_main/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=48, routed)          0.772     1.196    gtwizard_0_main/gt0_txusrclk2_i
    SLICE_X130Y109       FDCE                                         r  gtwizard_0_main/gt0_txfsmresetdone_r_reg/C





