\subsection{struct Architecture Reference}
\label{classddr2__phy__alt__mem__phy__iram_1_1struct}\index{struct@{struct}}


Collaboration diagram for struct\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d1/deb/classddr2__phy__alt__mem__phy__iram_1_1struct__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+26}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+27}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+28}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+29}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+30}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+31}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+32}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+33}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+34}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf work} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}   
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf c\+\_\+iram\+\_\+rlat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ihi\+\_\+phys\+\_\+if\+\_\+desc} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ihi\+\_\+timing\+\_\+info} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{X}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} D\+E\+A\+D\+D\+E\+A\+D \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ihi\+\_\+ctrl\+\_\+ss\+\_\+word2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{X}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0000 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+idib\+\_\+header\+\_\+code0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{X}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 4\+A \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+idib\+\_\+footer\+\_\+code} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{X}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 5\+A \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+quartus\+\_\+version} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+dbg\+\_\+if\+\_\+version} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+sequencer\+\_\+type} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq ( iram )  \+:  \char`\"{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf t\+\_\+iram\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+reset}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+pre\+\_\+init\+\_\+ram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+init\+\_\+ram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+word\+\_\+access\+\_\+ram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+word\+\_\+fetch\+\_\+ram\+\_\+rdata}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+word\+\_\+fetch\+\_\+ram\+\_\+rdata\+\_\+r}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+word\+\_\+complete}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+idib\+\_\+header\+\_\+write}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+idib\+\_\+header\+\_\+inc\+\_\+addr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+idib\+\_\+footer\+\_\+write}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+cal\+\_\+data\+\_\+read}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+cal\+\_\+data\+\_\+read\+\_\+r}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+cal\+\_\+data\+\_\+modify}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+cal\+\_\+data\+\_\+write}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word0\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word1\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word2\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word3\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word4\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word5\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word6\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word7\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf memtype} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ihi\+\_\+self\+\_\+description} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ihi\+\_\+self\+\_\+description\+\_\+extra} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf curr\+\_\+iram\+\_\+offset} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+valid\+\_\+ctr} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+iram\+\_\+rlat}} \textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+addr\+\_\+r} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf state} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf contested\+\_\+access} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf idib\+\_\+header\+\_\+count} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf new\+\_\+cmd} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cmd\+\_\+processed} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+modified\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+addr} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+rdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fsm\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+pushdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pending\+\_\+push} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+wordnum} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{511} \textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+bitnum} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf ram}  {\bfseries entity ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 6945} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+26@{P\+R\+O\+C\+E\+S\+S\+\_\+26}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+26@{P\+R\+O\+C\+E\+S\+S\+\_\+26}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+26clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+26 (
\begin{DoxyParamCaption}
\item[{}]{clk, }
\item[{}]{rst\+\_\+n}
\end{DoxyParamCaption}
)}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a9769eb1588d2cf3504c79de741c75af8}


Definition at line {\bf 7125} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+27@{P\+R\+O\+C\+E\+S\+S\+\_\+27}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+27@{P\+R\+O\+C\+E\+S\+S\+\_\+27}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+27clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+27(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_aa3f51810d4b5e2e8e1c0095e4d3d6f9c}


Definition at line {\bf 7154} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+28@{P\+R\+O\+C\+E\+S\+S\+\_\+28}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+28@{P\+R\+O\+C\+E\+S\+S\+\_\+28}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+28clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+28(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_aedbd51c6176c13f54bb9823e5d6ae2f2}


Definition at line {\bf 7192} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+29@{P\+R\+O\+C\+E\+S\+S\+\_\+29}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+29@{P\+R\+O\+C\+E\+S\+S\+\_\+29}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+29clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+29(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_aa3156535d82334097eeebd1d9a645885}


Definition at line {\bf 7241} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+30@{P\+R\+O\+C\+E\+S\+S\+\_\+30}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+30@{P\+R\+O\+C\+E\+S\+S\+\_\+30}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+30clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+30(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_aeb31982dc1e83429bb59cc50da65f46b}


Definition at line {\bf 7361} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+31@{P\+R\+O\+C\+E\+S\+S\+\_\+31}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+31@{P\+R\+O\+C\+E\+S\+S\+\_\+31}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+31clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+31(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_af93b9e59ea3f72ea0610ec3297dfa659}


Definition at line {\bf 7435} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+32@{P\+R\+O\+C\+E\+S\+S\+\_\+32}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+32@{P\+R\+O\+C\+E\+S\+S\+\_\+32}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+32clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+32(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a963e31e8c06a1e18ec9c6cded56ccd2a}


Definition at line {\bf 7473} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+33@{P\+R\+O\+C\+E\+S\+S\+\_\+33}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+33@{P\+R\+O\+C\+E\+S\+S\+\_\+33}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+33clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+33(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_ad771a2e36246fbd7c9ba720690009f2d}


Definition at line {\bf 7507} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+34@{P\+R\+O\+C\+E\+S\+S\+\_\+34}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+34@{P\+R\+O\+C\+E\+S\+S\+\_\+34}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+34clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+34(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a91533735224be6f3b9ccf5d13fe82264}


Definition at line {\bf 7616} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!c\+\_\+dbg\+\_\+if\+\_\+version@{c\+\_\+dbg\+\_\+if\+\_\+version}}
\index{c\+\_\+dbg\+\_\+if\+\_\+version@{c\+\_\+dbg\+\_\+if\+\_\+version}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{c\+\_\+dbg\+\_\+if\+\_\+version}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+dbg\+\_\+if\+\_\+version} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a3c27c2c24ab746e4bdd58d50bf8ecaf6}


Definition at line {\bf 6989} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!c\+\_\+idib\+\_\+footer\+\_\+code@{c\+\_\+idib\+\_\+footer\+\_\+code}}
\index{c\+\_\+idib\+\_\+footer\+\_\+code@{c\+\_\+idib\+\_\+footer\+\_\+code}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{c\+\_\+idib\+\_\+footer\+\_\+code}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+idib\+\_\+footer\+\_\+code} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{X}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 5\+A \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_ae6fa746749f0a764bfc10a35ce955b7a}


Definition at line {\bf 6974} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!c\+\_\+idib\+\_\+header\+\_\+code0@{c\+\_\+idib\+\_\+header\+\_\+code0}}
\index{c\+\_\+idib\+\_\+header\+\_\+code0@{c\+\_\+idib\+\_\+header\+\_\+code0}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{c\+\_\+idib\+\_\+header\+\_\+code0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+idib\+\_\+header\+\_\+code0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{X}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 4\+A \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a4124339eb39d601d156290eb6baeb4d1}


Definition at line {\bf 6973} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!c\+\_\+ihi\+\_\+ctrl\+\_\+ss\+\_\+word2@{c\+\_\+ihi\+\_\+ctrl\+\_\+ss\+\_\+word2}}
\index{c\+\_\+ihi\+\_\+ctrl\+\_\+ss\+\_\+word2@{c\+\_\+ihi\+\_\+ctrl\+\_\+ss\+\_\+word2}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{c\+\_\+ihi\+\_\+ctrl\+\_\+ss\+\_\+word2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ihi\+\_\+ctrl\+\_\+ss\+\_\+word2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+R\+E\+S\+E\+T\+\_\+\+R\+L\+AT}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{X}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0000 \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a99ac5649ff561270c6ec759f35a7cdd1}


Definition at line {\bf 6970} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!c\+\_\+ihi\+\_\+phys\+\_\+if\+\_\+desc@{c\+\_\+ihi\+\_\+phys\+\_\+if\+\_\+desc}}
\index{c\+\_\+ihi\+\_\+phys\+\_\+if\+\_\+desc@{c\+\_\+ihi\+\_\+phys\+\_\+if\+\_\+desc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{c\+\_\+ihi\+\_\+phys\+\_\+if\+\_\+desc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ihi\+\_\+phys\+\_\+if\+\_\+desc} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\&}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_ad4ae84a977380faab77d977e03a96924}


Definition at line {\bf 6967} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!c\+\_\+ihi\+\_\+timing\+\_\+info@{c\+\_\+ihi\+\_\+timing\+\_\+info}}
\index{c\+\_\+ihi\+\_\+timing\+\_\+info@{c\+\_\+ihi\+\_\+timing\+\_\+info}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{c\+\_\+ihi\+\_\+timing\+\_\+info}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ihi\+\_\+timing\+\_\+info} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{X}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} D\+E\+A\+D\+D\+E\+A\+D \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a35678c13ee8367f1191673370107389c}


Definition at line {\bf 6968} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!c\+\_\+iram\+\_\+rlat@{c\+\_\+iram\+\_\+rlat}}
\index{c\+\_\+iram\+\_\+rlat@{c\+\_\+iram\+\_\+rlat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{c\+\_\+iram\+\_\+rlat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+iram\+\_\+rlat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a8f2e3155f4b18d835faf346520ffd1c7}


Definition at line {\bf 6961} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!c\+\_\+quartus\+\_\+version@{c\+\_\+quartus\+\_\+version}}
\index{c\+\_\+quartus\+\_\+version@{c\+\_\+quartus\+\_\+version}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{c\+\_\+quartus\+\_\+version}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+quartus\+\_\+version} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a753a5f362e8ef70b447e8db2e0994722}


Definition at line {\bf 6985} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!c\+\_\+sequencer\+\_\+type@{c\+\_\+sequencer\+\_\+type}}
\index{c\+\_\+sequencer\+\_\+type@{c\+\_\+sequencer\+\_\+type}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{c\+\_\+sequencer\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+sequencer\+\_\+type} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_af2e504f6aad6885057dbce2474b71aaa}


Definition at line {\bf 6992} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!cmd\+\_\+processed@{cmd\+\_\+processed}}
\index{cmd\+\_\+processed@{cmd\+\_\+processed}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{cmd\+\_\+processed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cmd\+\_\+processed} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_ad8a31800416b99e4c9b6b90692d10936}


Definition at line {\bf 7033} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!contested\+\_\+access@{contested\+\_\+access}}
\index{contested\+\_\+access@{contested\+\_\+access}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{contested\+\_\+access}]{\setlength{\rightskip}{0pt plus 5cm}{\bf contested\+\_\+access} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a541e0885523f7f71e1e75bdc7e872513}


Definition at line {\bf 7028} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!curr\+\_\+iram\+\_\+offset@{curr\+\_\+iram\+\_\+offset}}
\index{curr\+\_\+iram\+\_\+offset@{curr\+\_\+iram\+\_\+offset}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{curr\+\_\+iram\+\_\+offset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf curr\+\_\+iram\+\_\+offset} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_ade7e2c071931b966fa408a3ac45f47ab}


Definition at line {\bf 6958} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a9c8ace0574c2dc390129a446bbc2b615}


Definition at line {\bf 6942} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!fsm\+\_\+read@{fsm\+\_\+read}}
\index{fsm\+\_\+read@{fsm\+\_\+read}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{fsm\+\_\+read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fsm\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a744edc64e40496bd5dfabd3b70dd17c0}


Definition at line {\bf 7059} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!idib\+\_\+header\+\_\+count@{idib\+\_\+header\+\_\+count}}
\index{idib\+\_\+header\+\_\+count@{idib\+\_\+header\+\_\+count}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{idib\+\_\+header\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf idib\+\_\+header\+\_\+count} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a6ce91c62de7f4e2910989ab0da2e5317}


Definition at line {\bf 7029} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!ihi\+\_\+self\+\_\+description@{ihi\+\_\+self\+\_\+description}}
\index{ihi\+\_\+self\+\_\+description@{ihi\+\_\+self\+\_\+description}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{ihi\+\_\+self\+\_\+description}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ihi\+\_\+self\+\_\+description} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a37d86a1fabd0da2654bf2a3b6ac79608}


Definition at line {\bf 6953} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!ihi\+\_\+self\+\_\+description\+\_\+extra@{ihi\+\_\+self\+\_\+description\+\_\+extra}}
\index{ihi\+\_\+self\+\_\+description\+\_\+extra@{ihi\+\_\+self\+\_\+description\+\_\+extra}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{ihi\+\_\+self\+\_\+description\+\_\+extra}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ihi\+\_\+self\+\_\+description\+\_\+extra} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_ab3702765b699ecaff765f22829566677}


Definition at line {\bf 6955} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!iram\+\_\+addr@{iram\+\_\+addr}}
\index{iram\+\_\+addr@{iram\+\_\+addr}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{iram\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+addr} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a16810c7ef338db40e22984ce2416ddc6}


Definition at line {\bf 7048} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!iram\+\_\+addr\+\_\+r@{iram\+\_\+addr\+\_\+r}}
\index{iram\+\_\+addr\+\_\+r@{iram\+\_\+addr\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{iram\+\_\+addr\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+addr\+\_\+r} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_abd850e0f7f8754d661c5923c14bec823}


Definition at line {\bf 6965} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!iram\+\_\+bitnum@{iram\+\_\+bitnum}}
\index{iram\+\_\+bitnum@{iram\+\_\+bitnum}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{iram\+\_\+bitnum}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+bitnum} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_af28d0afc2ec9112936f2956e5edcc521}


Definition at line {\bf 7068} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!iram\+\_\+done@{iram\+\_\+done}}
\index{iram\+\_\+done@{iram\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{iram\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_aa24f2f30555067822f65abb7a6e7adc9}


Definition at line {\bf 7064} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!iram\+\_\+modified\+\_\+data@{iram\+\_\+modified\+\_\+data}}
\index{iram\+\_\+modified\+\_\+data@{iram\+\_\+modified\+\_\+data}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{iram\+\_\+modified\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+modified\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a73292a3fb91f126f3490f9b43769a229}


Definition at line {\bf 7036} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!iram\+\_\+pushdata@{iram\+\_\+pushdata}}
\index{iram\+\_\+pushdata@{iram\+\_\+pushdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{iram\+\_\+pushdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+pushdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a0c1b5078333652f9c71f4ec8fbc6c7b8}


Definition at line {\bf 7065} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!iram\+\_\+rdata@{iram\+\_\+rdata}}
\index{iram\+\_\+rdata@{iram\+\_\+rdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{iram\+\_\+rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+rdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a4dca7a8189cf2fc280cca178ea443e14}


Definition at line {\bf 7050} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!iram\+\_\+rdata\+\_\+valid@{iram\+\_\+rdata\+\_\+valid}}
\index{iram\+\_\+rdata\+\_\+valid@{iram\+\_\+rdata\+\_\+valid}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{iram\+\_\+rdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a00c0a19480c162c984102ddbde129806}


Definition at line {\bf 7054} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!iram\+\_\+report\+\_\+prefix@{iram\+\_\+report\+\_\+prefix}}
\index{iram\+\_\+report\+\_\+prefix@{iram\+\_\+report\+\_\+prefix}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{iram\+\_\+report\+\_\+prefix}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq ( iram )  \+:  \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_ac3c4e9bbc3962471902906f01820c83e}


Definition at line {\bf 6995} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!iram\+\_\+wdata@{iram\+\_\+wdata}}
\index{iram\+\_\+wdata@{iram\+\_\+wdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{iram\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a2110eab58d5811db7a3b877574a0e5d9}


Definition at line {\bf 7049} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!iram\+\_\+wordnum@{iram\+\_\+wordnum}}
\index{iram\+\_\+wordnum@{iram\+\_\+wordnum}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{iram\+\_\+wordnum}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+wordnum} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{511} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a45bfab7441dac7a0c6514f31c00486c8}


Definition at line {\bf 7067} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!iram\+\_\+write@{iram\+\_\+write}}
\index{iram\+\_\+write@{iram\+\_\+write}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{iram\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a1e15fb77f0ceb2568e1acbfe5bde7d82}


Definition at line {\bf 7051} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!memtype@{memtype}}
\index{memtype@{memtype}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{memtype}]{\setlength{\rightskip}{0pt plus 5cm}{\bf memtype} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a3d9b4f02c0a5fcdcffafa8c12cff73fb}


Definition at line {\bf 6952} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!new\+\_\+cmd@{new\+\_\+cmd}}
\index{new\+\_\+cmd@{new\+\_\+cmd}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{new\+\_\+cmd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf new\+\_\+cmd} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a3d3561513550f49f3e7c3fde65cc96e0}


Definition at line {\bf 7032} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!pending\+\_\+push@{pending\+\_\+push}}
\index{pending\+\_\+push@{pending\+\_\+push}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{pending\+\_\+push}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pending\+\_\+push} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a011f9477fc3265f15ed192020d67a06e}


Definition at line {\bf 7066} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!ram@{ram}}
\index{ram@{ram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{ram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ram} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+ram}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a734379e382de4feb0dce07cb1061ef48}


Definition at line {\bf 7095} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!read\+\_\+valid\+\_\+ctr@{read\+\_\+valid\+\_\+ctr}}
\index{read\+\_\+valid\+\_\+ctr@{read\+\_\+valid\+\_\+ctr}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{read\+\_\+valid\+\_\+ctr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+valid\+\_\+ctr} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+iram\+\_\+rlat}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a4a1b73b5431daeb45336398776be82a8}


Definition at line {\bf 6964} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!state@{state}}
\index{state@{state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf state} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a934565ea5cdd08dca4fa4e76436238a6}


Definition at line {\bf 7026} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!t\+\_\+iram\+\_\+state@{t\+\_\+iram\+\_\+state}}
\index{t\+\_\+iram\+\_\+state@{t\+\_\+iram\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{t\+\_\+iram\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+iram\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+reset}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+pre\+\_\+init\+\_\+ram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+init\+\_\+ram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+word\+\_\+access\+\_\+ram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+word\+\_\+fetch\+\_\+ram\+\_\+rdata}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+word\+\_\+fetch\+\_\+ram\+\_\+rdata\+\_\+r}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+word\+\_\+complete}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+idib\+\_\+header\+\_\+write}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+idib\+\_\+header\+\_\+inc\+\_\+addr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+idib\+\_\+footer\+\_\+write}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+cal\+\_\+data\+\_\+read}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+cal\+\_\+data\+\_\+read\+\_\+r}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+cal\+\_\+data\+\_\+modify}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+cal\+\_\+data\+\_\+write}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word0\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word1\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word2\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word3\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word4\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word5\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word6\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ihi\+\_\+header\+\_\+word7\+\_\+wr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a31eb292695c338fb731c4fa449b013e8}


Definition at line {\bf 7001} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}!work@{work}}
\index{work@{work}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+::struct}}
\paragraph[{work}]{\setlength{\rightskip}{0pt plus 5cm}{\bf work}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__iram_1_1struct_a9f49de6f5eed5b4488cba6c9cdd1c215}


Definition at line {\bf 6937} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
