Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr  3 15:33:57 2022
| Host         : DESKTOP-F3P71CO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.162        0.000                      0                  905       -0.498      -20.716                     54                  905        4.500        0.000                       0                   332  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.162        0.000                      0                  905       -0.498      -20.716                     54                  905        4.500        0.000                       0                   332  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.162ns,  Total Violation        0.000ns
Hold  :           54  Failing Endpoints,  Worst Slack       -0.498ns,  Total Violation      -20.716ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_state_store_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 2.328ns (30.203%)  route 5.380ns (69.797%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.563     5.147    beta/game_controlunit/CLK
    SLICE_X33Y40         FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=55, routed)          1.441     7.045    beta/game_controlunit/M_game_fsm_q[1]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.124     7.169 r  beta/game_controlunit/out0_carry_i_5/O
                         net (fo=24, routed)          1.194     8.363    beta/game_alu/DI[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.998 r  beta/game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.998    beta/game_alu/out0_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.112 r  beta/game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.112    beta/game_alu/out0_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.226 r  beta/game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.226    beta/game_alu/out0_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.560 f  beta/game_alu/out0_carry__2/O[1]
                         net (fo=2, routed)           0.864    10.424    beta/game_alu/M_pattern_store_q_reg[14][1]
    SLICE_X30Y39         LUT4 (Prop_lut4_I2_O)        0.303    10.727 r  beta/game_alu/M_score_store_q[0]_i_6/O
                         net (fo=1, routed)           0.804    11.531    beta/game_alu/M_score_store_q[0]_i_6_n_0
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  beta/game_alu/M_score_store_q[0]_i_2/O
                         net (fo=2, routed)           0.446    12.101    beta/game_controlunit/M_z_d
    SLICE_X32Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.225 r  beta/game_controlunit/M_score_store_q[0]_i_1/O
                         net (fo=3, routed)           0.630    12.855    beta/regfile/D[0]
    SLICE_X33Y36         FDRE                                         r  beta/regfile/M_state_store_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.440    14.845    beta/regfile/CLK
    SLICE_X33Y36         FDRE                                         r  beta/regfile/M_state_store_q_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)       -0.067    15.017    beta/regfile/M_state_store_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 2.328ns (30.661%)  route 5.265ns (69.339%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.563     5.147    beta/game_controlunit/CLK
    SLICE_X33Y40         FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=55, routed)          1.441     7.045    beta/game_controlunit/M_game_fsm_q[1]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.124     7.169 r  beta/game_controlunit/out0_carry_i_5/O
                         net (fo=24, routed)          1.194     8.363    beta/game_alu/DI[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.998 r  beta/game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.998    beta/game_alu/out0_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.112 r  beta/game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.112    beta/game_alu/out0_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.226 r  beta/game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.226    beta/game_alu/out0_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.560 f  beta/game_alu/out0_carry__2/O[1]
                         net (fo=2, routed)           0.864    10.424    beta/game_alu/M_pattern_store_q_reg[14][1]
    SLICE_X30Y39         LUT4 (Prop_lut4_I2_O)        0.303    10.727 r  beta/game_alu/M_score_store_q[0]_i_6/O
                         net (fo=1, routed)           0.804    11.531    beta/game_alu/M_score_store_q[0]_i_6_n_0
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  beta/game_alu/M_score_store_q[0]_i_2/O
                         net (fo=2, routed)           0.446    12.101    beta/game_controlunit/M_z_d
    SLICE_X32Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.225 r  beta/game_controlunit/M_score_store_q[0]_i_1/O
                         net (fo=3, routed)           0.515    12.740    beta/regfile/D[0]
    SLICE_X34Y38         FDRE                                         r  beta/regfile/M_pattern_store_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.441    14.846    beta/regfile/CLK
    SLICE_X34Y38         FDRE                                         r  beta/regfile/M_pattern_store_q_reg[0]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)       -0.031    15.039    beta/regfile/M_pattern_store_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -12.740    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_score_store_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.432ns  (logic 2.328ns (31.325%)  route 5.104ns (68.675%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.563     5.147    beta/game_controlunit/CLK
    SLICE_X33Y40         FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=55, routed)          1.441     7.045    beta/game_controlunit/M_game_fsm_q[1]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.124     7.169 r  beta/game_controlunit/out0_carry_i_5/O
                         net (fo=24, routed)          1.194     8.363    beta/game_alu/DI[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.998 r  beta/game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.998    beta/game_alu/out0_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.112 r  beta/game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.112    beta/game_alu/out0_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.226 r  beta/game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.226    beta/game_alu/out0_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.560 f  beta/game_alu/out0_carry__2/O[1]
                         net (fo=2, routed)           0.864    10.424    beta/game_alu/M_pattern_store_q_reg[14][1]
    SLICE_X30Y39         LUT4 (Prop_lut4_I2_O)        0.303    10.727 r  beta/game_alu/M_score_store_q[0]_i_6/O
                         net (fo=1, routed)           0.804    11.531    beta/game_alu/M_score_store_q[0]_i_6_n_0
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  beta/game_alu/M_score_store_q[0]_i_2/O
                         net (fo=2, routed)           0.446    12.101    beta/game_controlunit/M_z_d
    SLICE_X32Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.225 r  beta/game_controlunit/M_score_store_q[0]_i_1/O
                         net (fo=3, routed)           0.354    12.579    beta/regfile/D[0]
    SLICE_X33Y37         FDRE                                         r  beta/regfile/M_score_store_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.441    14.846    beta/regfile/CLK
    SLICE_X33Y37         FDRE                                         r  beta/regfile/M_score_store_q_reg[0]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)       -0.067    15.018    beta/regfile/M_score_store_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -12.579    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/M_z_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        7.382ns  (logic 1.641ns (22.223%)  route 5.742ns (77.777%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           5.742    12.258    beta/game_alu/clk_IBUF
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124    12.382 r  beta/game_alu/M_z_q_i_1/O
                         net (fo=1, routed)           0.000    12.382    beta/game_alu_n_16
    SLICE_X33Y39         FDRE                                         r  beta/M_z_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.443    14.848    beta/CLK
    SLICE_X33Y39         FDRE                                         r  beta/M_z_q_reg/C
                         clock pessimism              0.000    14.848    
                         clock uncertainty           -0.035    14.813    
    SLICE_X33Y39         FDRE (Setup_fdre_C_D)        0.029    14.842    beta/M_z_q_reg
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        6.625ns  (logic 1.613ns (24.340%)  route 5.012ns (75.660%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.584 f  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         3.041    11.625    beta/regfile/CLK
    SLICE_X30Y39         FDRE                                         f  beta/regfile/M_pattern_store_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.443    14.848    beta/regfile/CLK
    SLICE_X30Y39         FDRE                                         r  beta/regfile/M_pattern_store_q_reg[12]/C
                         clock pessimism              0.000    14.848    
                         clock uncertainty           -0.035    14.813    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.524    14.289    beta/regfile/M_pattern_store_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        6.625ns  (logic 1.613ns (24.340%)  route 5.012ns (75.660%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.584 f  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         3.041    11.625    beta/regfile/CLK
    SLICE_X30Y39         FDRE                                         f  beta/regfile/M_pattern_store_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.443    14.848    beta/regfile/CLK
    SLICE_X30Y39         FDRE                                         r  beta/regfile/M_pattern_store_q_reg[13]/C
                         clock pessimism              0.000    14.848    
                         clock uncertainty           -0.035    14.813    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.524    14.289    beta/regfile/M_pattern_store_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        6.639ns  (logic 1.613ns (24.289%)  route 5.026ns (75.711%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.584 f  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         3.055    11.639    beta/regfile/CLK
    SLICE_X32Y38         FDRE                                         f  beta/regfile/M_pattern_store_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.442    14.847    beta/regfile/CLK
    SLICE_X32Y38         FDRE                                         r  beta/regfile/M_pattern_store_q_reg[14]/C
                         clock pessimism              0.000    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.429    14.383    beta/regfile/M_pattern_store_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        6.639ns  (logic 1.613ns (24.289%)  route 5.026ns (75.711%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.584 f  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         3.055    11.639    beta/regfile/CLK
    SLICE_X32Y38         FDRE                                         f  beta/regfile/M_pattern_store_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.442    14.847    beta/regfile/CLK
    SLICE_X32Y38         FDRE                                         r  beta/regfile/M_pattern_store_q_reg[15]/C
                         clock pessimism              0.000    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.429    14.383    beta/regfile/M_pattern_store_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        6.639ns  (logic 1.613ns (24.289%)  route 5.026ns (75.711%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.584 f  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         3.055    11.639    beta/regfile/CLK
    SLICE_X32Y38         FDRE                                         f  beta/regfile/M_pattern_store_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.442    14.847    beta/regfile/CLK
    SLICE_X32Y38         FDRE                                         r  beta/regfile/M_pattern_store_q_reg[9]/C
                         clock pessimism              0.000    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.429    14.383    beta/regfile/M_pattern_store_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_state_store_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        6.637ns  (logic 1.613ns (24.297%)  route 5.024ns (75.703%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.584 f  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         3.053    11.637    beta/regfile/CLK
    SLICE_X32Y36         FDRE                                         f  beta/regfile/M_state_store_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         1.440    14.845    beta/regfile/CLK
    SLICE_X32Y36         FDRE                                         r  beta/regfile/M_state_store_q_reg[1]/C
                         clock pessimism              0.000    14.845    
                         clock uncertainty           -0.035    14.810    
    SLICE_X32Y36         FDRE (Setup_fdre_C_R)       -0.429    14.381    beta/regfile/M_state_store_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  2.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.498ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.310ns (19.805%)  route 1.255ns (80.195%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.621     1.565    beta/regfile/CLK
    SLICE_X34Y38         FDRE                                         r  beta/regfile/M_pattern_store_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.829     2.019    beta/regfile/CLK
    SLICE_X34Y38         FDRE                                         r  beta/regfile/M_pattern_store_q_reg[0]/C
                         clock pessimism              0.000     2.019    
                         clock uncertainty            0.035     2.054    
    SLICE_X34Y38         FDRE (Hold_fdre_C_R)         0.009     2.063    beta/regfile/M_pattern_store_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.498ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.310ns (19.805%)  route 1.255ns (80.195%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.621     1.565    beta/regfile/CLK
    SLICE_X34Y38         FDRE                                         r  beta/regfile/M_pattern_store_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.829     2.019    beta/regfile/CLK
    SLICE_X34Y38         FDRE                                         r  beta/regfile/M_pattern_store_q_reg[2]/C
                         clock pessimism              0.000     2.019    
                         clock uncertainty            0.035     2.054    
    SLICE_X34Y38         FDRE (Hold_fdre_C_R)         0.009     2.063    beta/regfile/M_pattern_store_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.498ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_state_store_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.310ns (19.793%)  route 1.256ns (80.207%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.622     1.566    beta/regfile/CLK
    SLICE_X30Y38         FDRE                                         r  beta/regfile/M_state_store_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.830     2.020    beta/regfile/CLK
    SLICE_X30Y38         FDRE                                         r  beta/regfile/M_state_store_q_reg[12]/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.035     2.055    
    SLICE_X30Y38         FDRE (Hold_fdre_C_R)         0.009     2.064    beta/regfile/M_state_store_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.498ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_state_store_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.310ns (19.793%)  route 1.256ns (80.207%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.622     1.566    beta/regfile/CLK
    SLICE_X30Y38         FDRE                                         r  beta/regfile/M_state_store_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.830     2.020    beta/regfile/CLK
    SLICE_X30Y38         FDRE                                         r  beta/regfile/M_state_store_q_reg[13]/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.035     2.055    
    SLICE_X30Y38         FDRE (Hold_fdre_C_R)         0.009     2.064    beta/regfile/M_state_store_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.498ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_state_store_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.310ns (19.793%)  route 1.256ns (80.207%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.622     1.566    beta/regfile/CLK
    SLICE_X30Y38         FDRE                                         r  beta/regfile/M_state_store_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.830     2.020    beta/regfile/CLK
    SLICE_X30Y38         FDRE                                         r  beta/regfile/M_state_store_q_reg[9]/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.035     2.055    
    SLICE_X30Y38         FDRE (Hold_fdre_C_R)         0.009     2.064    beta/regfile/M_state_store_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.497ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_score_store_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.310ns (19.805%)  route 1.255ns (80.195%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.621     1.565    beta/regfile/CLK
    SLICE_X30Y37         FDRE                                         r  beta/regfile/M_score_store_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.828     2.018    beta/regfile/CLK
    SLICE_X30Y37         FDRE                                         r  beta/regfile/M_score_store_q_reg[10]/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X30Y37         FDRE (Hold_fdre_C_R)         0.009     2.062    beta/regfile/M_score_store_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.497ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_score_store_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.310ns (19.805%)  route 1.255ns (80.195%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.621     1.565    beta/regfile/CLK
    SLICE_X30Y37         FDRE                                         r  beta/regfile/M_score_store_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.828     2.018    beta/regfile/CLK
    SLICE_X30Y37         FDRE                                         r  beta/regfile/M_score_store_q_reg[11]/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X30Y37         FDRE (Hold_fdre_C_R)         0.009     2.062    beta/regfile/M_score_store_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.497ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_score_store_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.310ns (19.805%)  route 1.255ns (80.195%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.621     1.565    beta/regfile/CLK
    SLICE_X30Y37         FDRE                                         r  beta/regfile/M_score_store_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.828     2.018    beta/regfile/CLK
    SLICE_X30Y37         FDRE                                         r  beta/regfile/M_score_store_q_reg[1]/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X30Y37         FDRE (Hold_fdre_C_R)         0.009     2.062    beta/regfile/M_score_store_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.497ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_score_store_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.310ns (19.805%)  route 1.255ns (80.195%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.621     1.565    beta/regfile/CLK
    SLICE_X30Y37         FDRE                                         r  beta/regfile/M_score_store_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.828     2.018    beta/regfile/CLK
    SLICE_X30Y37         FDRE                                         r  beta/regfile/M_score_store_q_reg[2]/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X30Y37         FDRE (Hold_fdre_C_R)         0.009     2.062    beta/regfile/M_score_store_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.497ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_score_store_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.310ns (19.805%)  route 1.255ns (80.195%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.621     1.565    beta/regfile/CLK
    SLICE_X30Y37         FDRE                                         r  beta/regfile/M_score_store_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=385, routed)         0.828     2.018    beta/regfile/CLK
    SLICE_X30Y37         FDRE                                         r  beta/regfile/M_score_store_q_reg[3]/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X30Y37         FDRE (Hold_fdre_C_R)         0.009     2.062    beta/regfile/M_score_store_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                 -0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y39   beta/M_z_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y37   beta/clearbuttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y39   beta/clearbuttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y39   beta/clearbuttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y40   beta/clearbuttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y31   beta/clearbuttoncond/sync/M_pipe_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y36   beta/clearbuttoncond/sync/M_pipe_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y37   beta/clearbuttondetector/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y49   beta/passbuttoncond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y31   beta/clearbuttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y37   beta/clearbuttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y40   beta/clearbuttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   beta/clearbuttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y37   beta/clearbuttondetector/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   beta/passbuttoncond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   beta/passbuttoncond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   beta/passbuttoncond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   beta/passbuttoncond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   beta/passbuttoncond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   beta/clearbuttoncond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   beta/regfile/M_state_store_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y35   beta/regfile/M_state_store_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   beta/playerbuttoncond_gen_0[8].playerbuttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   beta/regfile/M_state_store_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   beta/regfile/M_state_store_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   beta/regfile/M_state_store_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   beta/regfile/M_state_store_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   beta/regfile/M_state_store_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   beta/regfile/M_debug_q_reg/C



