
04_02_FreeRTOS_Semaphore_Counting.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043f4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08004584  08004584  00014584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004678  08004678  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004678  08004678  00014678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004680  08004680  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004680  08004680  00014680  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004684  08004684  00014684  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004688  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003fd4  20000074  080046fc  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004048  080046fc  00024048  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bba3  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001f12  00000000  00000000  0002bc47  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000860  00000000  00000000  0002db60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000768  00000000  00000000  0002e3c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021e37  00000000  00000000  0002eb28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000083c4  00000000  00000000  0005095f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c80fd  00000000  00000000  00058d23  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00120e20  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026ec  00000000  00000000  00120e9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800456c 	.word	0x0800456c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800456c 	.word	0x0800456c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	; (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	; (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2280      	movs	r2, #128	; 0x80
 800058c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800058e:	bf00      	nop
 8000590:	3714      	adds	r7, #20
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	20000090 	.word	0x20000090
 80005a0:	200000e4 	.word	0x200000e4

080005a4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005ac:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005b0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005b4:	f003 0301 	and.w	r3, r3, #1
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d013      	beq.n	80005e4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005bc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005c0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005c4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d00b      	beq.n	80005e4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005cc:	e000      	b.n	80005d0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ce:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005d0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d0f9      	beq.n	80005ce <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005da:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005de:	687a      	ldr	r2, [r7, #4]
 80005e0:	b2d2      	uxtb	r2, r2
 80005e2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005e4:	687b      	ldr	r3, [r7, #4]
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	370c      	adds	r7, #12
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr

080005f2 <_write>:
#include "task.h"
#include "semphr.h"
#include <stdio.h>

int _write(int file,char *ptr, int len)
{
 80005f2:	b580      	push	{r7, lr}
 80005f4:	b086      	sub	sp, #24
 80005f6:	af00      	add	r7, sp, #0
 80005f8:	60f8      	str	r0, [r7, #12]
 80005fa:	60b9      	str	r1, [r7, #8]
 80005fc:	607a      	str	r2, [r7, #4]
	int i=0;
 80005fe:	2300      	movs	r3, #0
 8000600:	617b      	str	r3, [r7, #20]
	for(i=0;i<len;i++)
 8000602:	2300      	movs	r3, #0
 8000604:	617b      	str	r3, [r7, #20]
 8000606:	e009      	b.n	800061c <_write+0x2a>
	ITM_SendChar((*ptr++));
 8000608:	68bb      	ldr	r3, [r7, #8]
 800060a:	1c5a      	adds	r2, r3, #1
 800060c:	60ba      	str	r2, [r7, #8]
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff ffc7 	bl	80005a4 <ITM_SendChar>
	for(i=0;i<len;i++)
 8000616:	697b      	ldr	r3, [r7, #20]
 8000618:	3301      	adds	r3, #1
 800061a:	617b      	str	r3, [r7, #20]
 800061c:	697a      	ldr	r2, [r7, #20]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	429a      	cmp	r2, r3
 8000622:	dbf1      	blt.n	8000608 <_write+0x16>
	return len;
 8000624:	687b      	ldr	r3, [r7, #4]
}
 8000626:	4618      	mov	r0, r3
 8000628:	3718      	adds	r7, #24
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
	...

08000630 <TaskA>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);


void TaskA(void const * argument)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
	BaseType_t give;
	UBaseType_t count;
	int i=0;
 8000638:	2300      	movs	r3, #0
 800063a:	617b      	str	r3, [r7, #20]

  for(;;)
  {
	  	 give = xSemaphoreGive(signal);
 800063c:	4b10      	ldr	r3, [pc, #64]	; (8000680 <TaskA+0x50>)
 800063e:	6818      	ldr	r0, [r3, #0]
 8000640:	2300      	movs	r3, #0
 8000642:	2200      	movs	r2, #0
 8000644:	2100      	movs	r1, #0
 8000646:	f001 f929 	bl	800189c <xQueueGenericSend>
 800064a:	6138      	str	r0, [r7, #16]
	 	 vTaskDelay(1000);
 800064c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000650:	f001 fdd4 	bl	80021fc <vTaskDelay>

		 count=uxSemaphoreGetCount( signal );
 8000654:	4b0a      	ldr	r3, [pc, #40]	; (8000680 <TaskA+0x50>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4618      	mov	r0, r3
 800065a:	f001 fb21 	bl	8001ca0 <uxQueueMessagesWaiting>
 800065e:	60f8      	str	r0, [r7, #12]
		 printf("count=%d\n",count);
 8000660:	68f9      	ldr	r1, [r7, #12]
 8000662:	4808      	ldr	r0, [pc, #32]	; (8000684 <TaskA+0x54>)
 8000664:	f003 f83a 	bl	80036dc <iprintf>

		  if(give == pdPASS)
 8000668:	693b      	ldr	r3, [r7, #16]
 800066a:	2b01      	cmp	r3, #1
 800066c:	d1e6      	bne.n	800063c <TaskA+0xc>
		  {
			  printf("Sent=%d\n",i);
 800066e:	6979      	ldr	r1, [r7, #20]
 8000670:	4805      	ldr	r0, [pc, #20]	; (8000688 <TaskA+0x58>)
 8000672:	f003 f833 	bl	80036dc <iprintf>
			  i=i+1;
 8000676:	697b      	ldr	r3, [r7, #20]
 8000678:	3301      	adds	r3, #1
 800067a:	617b      	str	r3, [r7, #20]
	  	 give = xSemaphoreGive(signal);
 800067c:	e7de      	b.n	800063c <TaskA+0xc>
 800067e:	bf00      	nop
 8000680:	2000403c 	.word	0x2000403c
 8000684:	08004584 	.word	0x08004584
 8000688:	08004590 	.word	0x08004590

0800068c <TaskB>:

  }
}

void TaskB(void const * argument)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
	BaseType_t take;
	int i=0;
 8000694:	2300      	movs	r3, #0
 8000696:	60fb      	str	r3, [r7, #12]
  for(;;)
  {
	  take= xSemaphoreTake(signal,20);
 8000698:	4b0a      	ldr	r3, [pc, #40]	; (80006c4 <TaskB+0x38>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	2114      	movs	r1, #20
 800069e:	4618      	mov	r0, r3
 80006a0:	f001 f9f6 	bl	8001a90 <xQueueSemaphoreTake>
 80006a4:	60b8      	str	r0, [r7, #8]
	  vTaskDelay(1000);
 80006a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006aa:	f001 fda7 	bl	80021fc <vTaskDelay>

	  if(take == pdPASS)
 80006ae:	68bb      	ldr	r3, [r7, #8]
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d1f1      	bne.n	8000698 <TaskB+0xc>
	  {
	 	printf("Recv=%d\n",i);
 80006b4:	68f9      	ldr	r1, [r7, #12]
 80006b6:	4804      	ldr	r0, [pc, #16]	; (80006c8 <TaskB+0x3c>)
 80006b8:	f003 f810 	bl	80036dc <iprintf>
	 	i=i+1;
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	3301      	adds	r3, #1
 80006c0:	60fb      	str	r3, [r7, #12]
	  take= xSemaphoreTake(signal,20);
 80006c2:	e7e9      	b.n	8000698 <TaskB+0xc>
 80006c4:	2000403c 	.word	0x2000403c
 80006c8:	0800459c 	.word	0x0800459c

080006cc <main>:
  }
}


int main(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af02      	add	r7, sp, #8
 HAL_Init();
 80006d2:	f000 f9d7 	bl	8000a84 <HAL_Init>

  SystemClock_Config();
 80006d6:	f000 f835 	bl	8000744 <SystemClock_Config>


  MX_GPIO_Init();
 80006da:	f000 f891 	bl	8000800 <MX_GPIO_Init>

  signal=xSemaphoreCreateCounting(2,0);
 80006de:	2100      	movs	r1, #0
 80006e0:	2002      	movs	r0, #2
 80006e2:	f001 f8a9 	bl	8001838 <xQueueCreateCountingSemaphore>
 80006e6:	4602      	mov	r2, r0
 80006e8:	4b10      	ldr	r3, [pc, #64]	; (800072c <main+0x60>)
 80006ea:	601a      	str	r2, [r3, #0]


  if(signal==pdFALSE)
 80006ec:	4b0f      	ldr	r3, [pc, #60]	; (800072c <main+0x60>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d103      	bne.n	80006fc <main+0x30>
  {
	  printf("Failed\n");
 80006f4:	480e      	ldr	r0, [pc, #56]	; (8000730 <main+0x64>)
 80006f6:	f003 f865 	bl	80037c4 <puts>
 80006fa:	e013      	b.n	8000724 <main+0x58>
  }
  else
  {
	  xTaskCreate(TaskA,"My Task A",128,NULL,1,NULL);
 80006fc:	2300      	movs	r3, #0
 80006fe:	9301      	str	r3, [sp, #4]
 8000700:	2301      	movs	r3, #1
 8000702:	9300      	str	r3, [sp, #0]
 8000704:	2300      	movs	r3, #0
 8000706:	2280      	movs	r2, #128	; 0x80
 8000708:	490a      	ldr	r1, [pc, #40]	; (8000734 <main+0x68>)
 800070a:	480b      	ldr	r0, [pc, #44]	; (8000738 <main+0x6c>)
 800070c:	f001 fc41 	bl	8001f92 <xTaskCreate>
	  xTaskCreate(TaskB,"My Task B",128,NULL,1,NULL);
 8000710:	2300      	movs	r3, #0
 8000712:	9301      	str	r3, [sp, #4]
 8000714:	2301      	movs	r3, #1
 8000716:	9300      	str	r3, [sp, #0]
 8000718:	2300      	movs	r3, #0
 800071a:	2280      	movs	r2, #128	; 0x80
 800071c:	4907      	ldr	r1, [pc, #28]	; (800073c <main+0x70>)
 800071e:	4808      	ldr	r0, [pc, #32]	; (8000740 <main+0x74>)
 8000720:	f001 fc37 	bl	8001f92 <xTaskCreate>


  }
  vTaskStartScheduler();
 8000724:	f001 fd9e 	bl	8002264 <vTaskStartScheduler>

  while (1)
 8000728:	e7fe      	b.n	8000728 <main+0x5c>
 800072a:	bf00      	nop
 800072c:	2000403c 	.word	0x2000403c
 8000730:	080045a8 	.word	0x080045a8
 8000734:	080045b0 	.word	0x080045b0
 8000738:	08000631 	.word	0x08000631
 800073c:	080045bc 	.word	0x080045bc
 8000740:	0800068d 	.word	0x0800068d

08000744 <SystemClock_Config>:

  }
}

void SystemClock_Config(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b094      	sub	sp, #80	; 0x50
 8000748:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074a:	f107 0320 	add.w	r3, r7, #32
 800074e:	2230      	movs	r2, #48	; 0x30
 8000750:	2100      	movs	r1, #0
 8000752:	4618      	mov	r0, r3
 8000754:	f002 ffb9 	bl	80036ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000758:	f107 030c 	add.w	r3, r7, #12
 800075c:	2200      	movs	r2, #0
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	605a      	str	r2, [r3, #4]
 8000762:	609a      	str	r2, [r3, #8]
 8000764:	60da      	str	r2, [r3, #12]
 8000766:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000768:	2300      	movs	r3, #0
 800076a:	60bb      	str	r3, [r7, #8]
 800076c:	4b22      	ldr	r3, [pc, #136]	; (80007f8 <SystemClock_Config+0xb4>)
 800076e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000770:	4a21      	ldr	r2, [pc, #132]	; (80007f8 <SystemClock_Config+0xb4>)
 8000772:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000776:	6413      	str	r3, [r2, #64]	; 0x40
 8000778:	4b1f      	ldr	r3, [pc, #124]	; (80007f8 <SystemClock_Config+0xb4>)
 800077a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800077c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000780:	60bb      	str	r3, [r7, #8]
 8000782:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000784:	2300      	movs	r3, #0
 8000786:	607b      	str	r3, [r7, #4]
 8000788:	4b1c      	ldr	r3, [pc, #112]	; (80007fc <SystemClock_Config+0xb8>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a1b      	ldr	r2, [pc, #108]	; (80007fc <SystemClock_Config+0xb8>)
 800078e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000792:	6013      	str	r3, [r2, #0]
 8000794:	4b19      	ldr	r3, [pc, #100]	; (80007fc <SystemClock_Config+0xb8>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800079c:	607b      	str	r3, [r7, #4]
 800079e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007a0:	2302      	movs	r3, #2
 80007a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007a4:	2301      	movs	r3, #1
 80007a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007a8:	2310      	movs	r3, #16
 80007aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007ac:	2300      	movs	r3, #0
 80007ae:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b0:	f107 0320 	add.w	r3, r7, #32
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 fabd 	bl	8000d34 <HAL_RCC_OscConfig>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80007c0:	f000 f846 	bl	8000850 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007c4:	230f      	movs	r3, #15
 80007c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007c8:	2300      	movs	r3, #0
 80007ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007d0:	2300      	movs	r3, #0
 80007d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007d4:	2300      	movs	r3, #0
 80007d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007d8:	f107 030c 	add.w	r3, r7, #12
 80007dc:	2100      	movs	r1, #0
 80007de:	4618      	mov	r0, r3
 80007e0:	f000 fd18 	bl	8001214 <HAL_RCC_ClockConfig>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80007ea:	f000 f831 	bl	8000850 <Error_Handler>
  }
}
 80007ee:	bf00      	nop
 80007f0:	3750      	adds	r7, #80	; 0x50
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40023800 	.word	0x40023800
 80007fc:	40007000 	.word	0x40007000

08000800 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	4b10      	ldr	r3, [pc, #64]	; (800084c <MX_GPIO_Init+0x4c>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	4a0f      	ldr	r2, [pc, #60]	; (800084c <MX_GPIO_Init+0x4c>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6313      	str	r3, [r2, #48]	; 0x30
 8000816:	4b0d      	ldr	r3, [pc, #52]	; (800084c <MX_GPIO_Init+0x4c>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	603b      	str	r3, [r7, #0]
 8000826:	4b09      	ldr	r3, [pc, #36]	; (800084c <MX_GPIO_Init+0x4c>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	4a08      	ldr	r2, [pc, #32]	; (800084c <MX_GPIO_Init+0x4c>)
 800082c:	f043 0302 	orr.w	r3, r3, #2
 8000830:	6313      	str	r3, [r2, #48]	; 0x30
 8000832:	4b06      	ldr	r3, [pc, #24]	; (800084c <MX_GPIO_Init+0x4c>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	f003 0302 	and.w	r3, r3, #2
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	683b      	ldr	r3, [r7, #0]

}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	40023800 	.word	0x40023800

08000850 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000854:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000856:	e7fe      	b.n	8000856 <Error_Handler+0x6>

08000858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	4b12      	ldr	r3, [pc, #72]	; (80008ac <HAL_MspInit+0x54>)
 8000864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000866:	4a11      	ldr	r2, [pc, #68]	; (80008ac <HAL_MspInit+0x54>)
 8000868:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800086c:	6453      	str	r3, [r2, #68]	; 0x44
 800086e:	4b0f      	ldr	r3, [pc, #60]	; (80008ac <HAL_MspInit+0x54>)
 8000870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000872:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	603b      	str	r3, [r7, #0]
 800087e:	4b0b      	ldr	r3, [pc, #44]	; (80008ac <HAL_MspInit+0x54>)
 8000880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000882:	4a0a      	ldr	r2, [pc, #40]	; (80008ac <HAL_MspInit+0x54>)
 8000884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000888:	6413      	str	r3, [r2, #64]	; 0x40
 800088a:	4b08      	ldr	r3, [pc, #32]	; (80008ac <HAL_MspInit+0x54>)
 800088c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800088e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000892:	603b      	str	r3, [r7, #0]
 8000894:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000896:	2200      	movs	r2, #0
 8000898:	210f      	movs	r1, #15
 800089a:	f06f 0001 	mvn.w	r0, #1
 800089e:	f000 fa20 	bl	8000ce2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008a2:	bf00      	nop
 80008a4:	3708      	adds	r7, #8
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	40023800 	.word	0x40023800

080008b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008b4:	e7fe      	b.n	80008b4 <NMI_Handler+0x4>

080008b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008b6:	b480      	push	{r7}
 80008b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ba:	e7fe      	b.n	80008ba <HardFault_Handler+0x4>

080008bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <MemManage_Handler+0x4>

080008c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008c2:	b480      	push	{r7}
 80008c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008c6:	e7fe      	b.n	80008c6 <BusFault_Handler+0x4>

080008c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008cc:	e7fe      	b.n	80008cc <UsageFault_Handler+0x4>

080008ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008ce:	b480      	push	{r7}
 80008d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d2:	bf00      	nop
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr

080008dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008e0:	f000 f922 	bl	8000b28 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80008e4:	f002 f8b2 	bl	8002a4c <xTaskGetSchedulerState>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b01      	cmp	r3, #1
 80008ec:	d001      	beq.n	80008f2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80008ee:	f002 fc93 	bl	8003218 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	b086      	sub	sp, #24
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	60f8      	str	r0, [r7, #12]
 80008fe:	60b9      	str	r1, [r7, #8]
 8000900:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000902:	2300      	movs	r3, #0
 8000904:	617b      	str	r3, [r7, #20]
 8000906:	e00a      	b.n	800091e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000908:	f3af 8000 	nop.w
 800090c:	4601      	mov	r1, r0
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	1c5a      	adds	r2, r3, #1
 8000912:	60ba      	str	r2, [r7, #8]
 8000914:	b2ca      	uxtb	r2, r1
 8000916:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	3301      	adds	r3, #1
 800091c:	617b      	str	r3, [r7, #20]
 800091e:	697a      	ldr	r2, [r7, #20]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	429a      	cmp	r2, r3
 8000924:	dbf0      	blt.n	8000908 <_read+0x12>
	}

return len;
 8000926:	687b      	ldr	r3, [r7, #4]
}
 8000928:	4618      	mov	r0, r3
 800092a:	3718      	adds	r7, #24
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}

08000930 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000930:	b480      	push	{r7}
 8000932:	b083      	sub	sp, #12
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
	return -1;
 8000938:	f04f 33ff 	mov.w	r3, #4294967295
}
 800093c:	4618      	mov	r0, r3
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr

08000948 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
 8000950:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000958:	605a      	str	r2, [r3, #4]
	return 0;
 800095a:	2300      	movs	r3, #0
}
 800095c:	4618      	mov	r0, r3
 800095e:	370c      	adds	r7, #12
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <_isatty>:

int _isatty(int file)
{
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
	return 1;
 8000970:	2301      	movs	r3, #1
}
 8000972:	4618      	mov	r0, r3
 8000974:	370c      	adds	r7, #12
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr

0800097e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800097e:	b480      	push	{r7}
 8000980:	b085      	sub	sp, #20
 8000982:	af00      	add	r7, sp, #0
 8000984:	60f8      	str	r0, [r7, #12]
 8000986:	60b9      	str	r1, [r7, #8]
 8000988:	607a      	str	r2, [r7, #4]
	return 0;
 800098a:	2300      	movs	r3, #0
}
 800098c:	4618      	mov	r0, r3
 800098e:	3714      	adds	r7, #20
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr

08000998 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b086      	sub	sp, #24
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a0:	4a14      	ldr	r2, [pc, #80]	; (80009f4 <_sbrk+0x5c>)
 80009a2:	4b15      	ldr	r3, [pc, #84]	; (80009f8 <_sbrk+0x60>)
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009ac:	4b13      	ldr	r3, [pc, #76]	; (80009fc <_sbrk+0x64>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d102      	bne.n	80009ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009b4:	4b11      	ldr	r3, [pc, #68]	; (80009fc <_sbrk+0x64>)
 80009b6:	4a12      	ldr	r2, [pc, #72]	; (8000a00 <_sbrk+0x68>)
 80009b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ba:	4b10      	ldr	r3, [pc, #64]	; (80009fc <_sbrk+0x64>)
 80009bc:	681a      	ldr	r2, [r3, #0]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	4413      	add	r3, r2
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d207      	bcs.n	80009d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009c8:	f002 fe4a 	bl	8003660 <__errno>
 80009cc:	4602      	mov	r2, r0
 80009ce:	230c      	movs	r3, #12
 80009d0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80009d2:	f04f 33ff 	mov.w	r3, #4294967295
 80009d6:	e009      	b.n	80009ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009d8:	4b08      	ldr	r3, [pc, #32]	; (80009fc <_sbrk+0x64>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009de:	4b07      	ldr	r3, [pc, #28]	; (80009fc <_sbrk+0x64>)
 80009e0:	681a      	ldr	r2, [r3, #0]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4413      	add	r3, r2
 80009e6:	4a05      	ldr	r2, [pc, #20]	; (80009fc <_sbrk+0x64>)
 80009e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ea:	68fb      	ldr	r3, [r7, #12]
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	3718      	adds	r7, #24
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20020000 	.word	0x20020000
 80009f8:	00000400 	.word	0x00000400
 80009fc:	200002e4 	.word	0x200002e4
 8000a00:	20004048 	.word	0x20004048

08000a04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a08:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <SystemInit+0x28>)
 8000a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a0e:	4a07      	ldr	r2, [pc, #28]	; (8000a2c <SystemInit+0x28>)
 8000a10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a18:	4b04      	ldr	r3, [pc, #16]	; (8000a2c <SystemInit+0x28>)
 8000a1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a1e:	609a      	str	r2, [r3, #8]
#endif
}
 8000a20:	bf00      	nop
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000a30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a68 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000a34:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000a36:	e003      	b.n	8000a40 <LoopCopyDataInit>

08000a38 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000a38:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000a3a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000a3c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000a3e:	3104      	adds	r1, #4

08000a40 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000a40:	480b      	ldr	r0, [pc, #44]	; (8000a70 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000a42:	4b0c      	ldr	r3, [pc, #48]	; (8000a74 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000a44:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000a46:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000a48:	d3f6      	bcc.n	8000a38 <CopyDataInit>
  ldr  r2, =_sbss
 8000a4a:	4a0b      	ldr	r2, [pc, #44]	; (8000a78 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000a4c:	e002      	b.n	8000a54 <LoopFillZerobss>

08000a4e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000a4e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000a50:	f842 3b04 	str.w	r3, [r2], #4

08000a54 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000a54:	4b09      	ldr	r3, [pc, #36]	; (8000a7c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000a56:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000a58:	d3f9      	bcc.n	8000a4e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000a5a:	f7ff ffd3 	bl	8000a04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a5e:	f002 fe05 	bl	800366c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a62:	f7ff fe33 	bl	80006cc <main>
  bx  lr    
 8000a66:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000a68:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000a6c:	08004688 	.word	0x08004688
  ldr  r0, =_sdata
 8000a70:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000a74:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000a78:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000a7c:	20004048 	.word	0x20004048

08000a80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a80:	e7fe      	b.n	8000a80 <ADC_IRQHandler>
	...

08000a84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a88:	4b0e      	ldr	r3, [pc, #56]	; (8000ac4 <HAL_Init+0x40>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a0d      	ldr	r2, [pc, #52]	; (8000ac4 <HAL_Init+0x40>)
 8000a8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a94:	4b0b      	ldr	r3, [pc, #44]	; (8000ac4 <HAL_Init+0x40>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a0a      	ldr	r2, [pc, #40]	; (8000ac4 <HAL_Init+0x40>)
 8000a9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000aa0:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <HAL_Init+0x40>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a07      	ldr	r2, [pc, #28]	; (8000ac4 <HAL_Init+0x40>)
 8000aa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aaa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aac:	2003      	movs	r0, #3
 8000aae:	f000 f90d 	bl	8000ccc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ab2:	200f      	movs	r0, #15
 8000ab4:	f000 f808 	bl	8000ac8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ab8:	f7ff fece 	bl	8000858 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000abc:	2300      	movs	r3, #0
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40023c00 	.word	0x40023c00

08000ac8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ad0:	4b12      	ldr	r3, [pc, #72]	; (8000b1c <HAL_InitTick+0x54>)
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	4b12      	ldr	r3, [pc, #72]	; (8000b20 <HAL_InitTick+0x58>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	4619      	mov	r1, r3
 8000ada:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f000 f917 	bl	8000d1a <HAL_SYSTICK_Config>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000af2:	2301      	movs	r3, #1
 8000af4:	e00e      	b.n	8000b14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	2b0f      	cmp	r3, #15
 8000afa:	d80a      	bhi.n	8000b12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000afc:	2200      	movs	r2, #0
 8000afe:	6879      	ldr	r1, [r7, #4]
 8000b00:	f04f 30ff 	mov.w	r0, #4294967295
 8000b04:	f000 f8ed 	bl	8000ce2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b08:	4a06      	ldr	r2, [pc, #24]	; (8000b24 <HAL_InitTick+0x5c>)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	e000      	b.n	8000b14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b12:	2301      	movs	r3, #1
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	20000008 	.word	0x20000008
 8000b24:	20000004 	.word	0x20000004

08000b28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b2c:	4b06      	ldr	r3, [pc, #24]	; (8000b48 <HAL_IncTick+0x20>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	461a      	mov	r2, r3
 8000b32:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <HAL_IncTick+0x24>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4413      	add	r3, r2
 8000b38:	4a04      	ldr	r2, [pc, #16]	; (8000b4c <HAL_IncTick+0x24>)
 8000b3a:	6013      	str	r3, [r2, #0]
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	20000008 	.word	0x20000008
 8000b4c:	20004040 	.word	0x20004040

08000b50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  return uwTick;
 8000b54:	4b03      	ldr	r3, [pc, #12]	; (8000b64 <HAL_GetTick+0x14>)
 8000b56:	681b      	ldr	r3, [r3, #0]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	20004040 	.word	0x20004040

08000b68 <__NVIC_SetPriorityGrouping>:
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f003 0307 	and.w	r3, r3, #7
 8000b76:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b78:	4b0c      	ldr	r3, [pc, #48]	; (8000bac <__NVIC_SetPriorityGrouping+0x44>)
 8000b7a:	68db      	ldr	r3, [r3, #12]
 8000b7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b7e:	68ba      	ldr	r2, [r7, #8]
 8000b80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b84:	4013      	ands	r3, r2
 8000b86:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b9a:	4a04      	ldr	r2, [pc, #16]	; (8000bac <__NVIC_SetPriorityGrouping+0x44>)
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	60d3      	str	r3, [r2, #12]
}
 8000ba0:	bf00      	nop
 8000ba2:	3714      	adds	r7, #20
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <__NVIC_GetPriorityGrouping>:
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bb4:	4b04      	ldr	r3, [pc, #16]	; (8000bc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	0a1b      	lsrs	r3, r3, #8
 8000bba:	f003 0307 	and.w	r3, r3, #7
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	e000ed00 	.word	0xe000ed00

08000bcc <__NVIC_SetPriority>:
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	6039      	str	r1, [r7, #0]
 8000bd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	db0a      	blt.n	8000bf6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	b2da      	uxtb	r2, r3
 8000be4:	490c      	ldr	r1, [pc, #48]	; (8000c18 <__NVIC_SetPriority+0x4c>)
 8000be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bea:	0112      	lsls	r2, r2, #4
 8000bec:	b2d2      	uxtb	r2, r2
 8000bee:	440b      	add	r3, r1
 8000bf0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000bf4:	e00a      	b.n	8000c0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	b2da      	uxtb	r2, r3
 8000bfa:	4908      	ldr	r1, [pc, #32]	; (8000c1c <__NVIC_SetPriority+0x50>)
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	f003 030f 	and.w	r3, r3, #15
 8000c02:	3b04      	subs	r3, #4
 8000c04:	0112      	lsls	r2, r2, #4
 8000c06:	b2d2      	uxtb	r2, r2
 8000c08:	440b      	add	r3, r1
 8000c0a:	761a      	strb	r2, [r3, #24]
}
 8000c0c:	bf00      	nop
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr
 8000c18:	e000e100 	.word	0xe000e100
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <NVIC_EncodePriority>:
{
 8000c20:	b480      	push	{r7}
 8000c22:	b089      	sub	sp, #36	; 0x24
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	60f8      	str	r0, [r7, #12]
 8000c28:	60b9      	str	r1, [r7, #8]
 8000c2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	f003 0307 	and.w	r3, r3, #7
 8000c32:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c34:	69fb      	ldr	r3, [r7, #28]
 8000c36:	f1c3 0307 	rsb	r3, r3, #7
 8000c3a:	2b04      	cmp	r3, #4
 8000c3c:	bf28      	it	cs
 8000c3e:	2304      	movcs	r3, #4
 8000c40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c42:	69fb      	ldr	r3, [r7, #28]
 8000c44:	3304      	adds	r3, #4
 8000c46:	2b06      	cmp	r3, #6
 8000c48:	d902      	bls.n	8000c50 <NVIC_EncodePriority+0x30>
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	3b03      	subs	r3, #3
 8000c4e:	e000      	b.n	8000c52 <NVIC_EncodePriority+0x32>
 8000c50:	2300      	movs	r3, #0
 8000c52:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c54:	f04f 32ff 	mov.w	r2, #4294967295
 8000c58:	69bb      	ldr	r3, [r7, #24]
 8000c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5e:	43da      	mvns	r2, r3
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	401a      	ands	r2, r3
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c68:	f04f 31ff 	mov.w	r1, #4294967295
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c72:	43d9      	mvns	r1, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c78:	4313      	orrs	r3, r2
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3724      	adds	r7, #36	; 0x24
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
	...

08000c88 <SysTick_Config>:
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	3b01      	subs	r3, #1
 8000c94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c98:	d301      	bcc.n	8000c9e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	e00f      	b.n	8000cbe <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c9e:	4a0a      	ldr	r2, [pc, #40]	; (8000cc8 <SysTick_Config+0x40>)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ca6:	210f      	movs	r1, #15
 8000ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cac:	f7ff ff8e 	bl	8000bcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cb0:	4b05      	ldr	r3, [pc, #20]	; (8000cc8 <SysTick_Config+0x40>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cb6:	4b04      	ldr	r3, [pc, #16]	; (8000cc8 <SysTick_Config+0x40>)
 8000cb8:	2207      	movs	r2, #7
 8000cba:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000cbc:	2300      	movs	r3, #0
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	e000e010 	.word	0xe000e010

08000ccc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f7ff ff47 	bl	8000b68 <__NVIC_SetPriorityGrouping>
}
 8000cda:	bf00      	nop
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b086      	sub	sp, #24
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	4603      	mov	r3, r0
 8000cea:	60b9      	str	r1, [r7, #8]
 8000cec:	607a      	str	r2, [r7, #4]
 8000cee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cf4:	f7ff ff5c 	bl	8000bb0 <__NVIC_GetPriorityGrouping>
 8000cf8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cfa:	687a      	ldr	r2, [r7, #4]
 8000cfc:	68b9      	ldr	r1, [r7, #8]
 8000cfe:	6978      	ldr	r0, [r7, #20]
 8000d00:	f7ff ff8e 	bl	8000c20 <NVIC_EncodePriority>
 8000d04:	4602      	mov	r2, r0
 8000d06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d0a:	4611      	mov	r1, r2
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff ff5d 	bl	8000bcc <__NVIC_SetPriority>
}
 8000d12:	bf00      	nop
 8000d14:	3718      	adds	r7, #24
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b082      	sub	sp, #8
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f7ff ffb0 	bl	8000c88 <SysTick_Config>
 8000d28:	4603      	mov	r3, r0
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
	...

08000d34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b086      	sub	sp, #24
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d101      	bne.n	8000d46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
 8000d44:	e25b      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f003 0301 	and.w	r3, r3, #1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d075      	beq.n	8000e3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000d52:	4ba3      	ldr	r3, [pc, #652]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000d54:	689b      	ldr	r3, [r3, #8]
 8000d56:	f003 030c 	and.w	r3, r3, #12
 8000d5a:	2b04      	cmp	r3, #4
 8000d5c:	d00c      	beq.n	8000d78 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d5e:	4ba0      	ldr	r3, [pc, #640]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000d66:	2b08      	cmp	r3, #8
 8000d68:	d112      	bne.n	8000d90 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d6a:	4b9d      	ldr	r3, [pc, #628]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000d76:	d10b      	bne.n	8000d90 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d78:	4b99      	ldr	r3, [pc, #612]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d05b      	beq.n	8000e3c <HAL_RCC_OscConfig+0x108>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d157      	bne.n	8000e3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	e236      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d98:	d106      	bne.n	8000da8 <HAL_RCC_OscConfig+0x74>
 8000d9a:	4b91      	ldr	r3, [pc, #580]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a90      	ldr	r2, [pc, #576]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000da4:	6013      	str	r3, [r2, #0]
 8000da6:	e01d      	b.n	8000de4 <HAL_RCC_OscConfig+0xb0>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000db0:	d10c      	bne.n	8000dcc <HAL_RCC_OscConfig+0x98>
 8000db2:	4b8b      	ldr	r3, [pc, #556]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a8a      	ldr	r2, [pc, #552]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000db8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dbc:	6013      	str	r3, [r2, #0]
 8000dbe:	4b88      	ldr	r3, [pc, #544]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4a87      	ldr	r2, [pc, #540]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dc8:	6013      	str	r3, [r2, #0]
 8000dca:	e00b      	b.n	8000de4 <HAL_RCC_OscConfig+0xb0>
 8000dcc:	4b84      	ldr	r3, [pc, #528]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a83      	ldr	r2, [pc, #524]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dd6:	6013      	str	r3, [r2, #0]
 8000dd8:	4b81      	ldr	r3, [pc, #516]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a80      	ldr	r2, [pc, #512]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000dde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000de2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d013      	beq.n	8000e14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dec:	f7ff feb0 	bl	8000b50 <HAL_GetTick>
 8000df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000df2:	e008      	b.n	8000e06 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000df4:	f7ff feac 	bl	8000b50 <HAL_GetTick>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	2b64      	cmp	r3, #100	; 0x64
 8000e00:	d901      	bls.n	8000e06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000e02:	2303      	movs	r3, #3
 8000e04:	e1fb      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e06:	4b76      	ldr	r3, [pc, #472]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d0f0      	beq.n	8000df4 <HAL_RCC_OscConfig+0xc0>
 8000e12:	e014      	b.n	8000e3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e14:	f7ff fe9c 	bl	8000b50 <HAL_GetTick>
 8000e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e1a:	e008      	b.n	8000e2e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e1c:	f7ff fe98 	bl	8000b50 <HAL_GetTick>
 8000e20:	4602      	mov	r2, r0
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	2b64      	cmp	r3, #100	; 0x64
 8000e28:	d901      	bls.n	8000e2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	e1e7      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e2e:	4b6c      	ldr	r3, [pc, #432]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d1f0      	bne.n	8000e1c <HAL_RCC_OscConfig+0xe8>
 8000e3a:	e000      	b.n	8000e3e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f003 0302 	and.w	r3, r3, #2
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d063      	beq.n	8000f12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000e4a:	4b65      	ldr	r3, [pc, #404]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	f003 030c 	and.w	r3, r3, #12
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d00b      	beq.n	8000e6e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e56:	4b62      	ldr	r3, [pc, #392]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000e5e:	2b08      	cmp	r3, #8
 8000e60:	d11c      	bne.n	8000e9c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e62:	4b5f      	ldr	r3, [pc, #380]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d116      	bne.n	8000e9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e6e:	4b5c      	ldr	r3, [pc, #368]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f003 0302 	and.w	r3, r3, #2
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d005      	beq.n	8000e86 <HAL_RCC_OscConfig+0x152>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	68db      	ldr	r3, [r3, #12]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d001      	beq.n	8000e86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e1bb      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e86:	4b56      	ldr	r3, [pc, #344]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	691b      	ldr	r3, [r3, #16]
 8000e92:	00db      	lsls	r3, r3, #3
 8000e94:	4952      	ldr	r1, [pc, #328]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000e96:	4313      	orrs	r3, r2
 8000e98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e9a:	e03a      	b.n	8000f12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d020      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ea4:	4b4f      	ldr	r3, [pc, #316]	; (8000fe4 <HAL_RCC_OscConfig+0x2b0>)
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eaa:	f7ff fe51 	bl	8000b50 <HAL_GetTick>
 8000eae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eb0:	e008      	b.n	8000ec4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000eb2:	f7ff fe4d 	bl	8000b50 <HAL_GetTick>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	1ad3      	subs	r3, r2, r3
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d901      	bls.n	8000ec4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	e19c      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ec4:	4b46      	ldr	r3, [pc, #280]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f003 0302 	and.w	r3, r3, #2
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d0f0      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ed0:	4b43      	ldr	r3, [pc, #268]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	691b      	ldr	r3, [r3, #16]
 8000edc:	00db      	lsls	r3, r3, #3
 8000ede:	4940      	ldr	r1, [pc, #256]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	600b      	str	r3, [r1, #0]
 8000ee4:	e015      	b.n	8000f12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ee6:	4b3f      	ldr	r3, [pc, #252]	; (8000fe4 <HAL_RCC_OscConfig+0x2b0>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eec:	f7ff fe30 	bl	8000b50 <HAL_GetTick>
 8000ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ef2:	e008      	b.n	8000f06 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ef4:	f7ff fe2c 	bl	8000b50 <HAL_GetTick>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d901      	bls.n	8000f06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000f02:	2303      	movs	r3, #3
 8000f04:	e17b      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f06:	4b36      	ldr	r3, [pc, #216]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f003 0302 	and.w	r3, r3, #2
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d1f0      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f003 0308 	and.w	r3, r3, #8
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d030      	beq.n	8000f80 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	695b      	ldr	r3, [r3, #20]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d016      	beq.n	8000f54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f26:	4b30      	ldr	r3, [pc, #192]	; (8000fe8 <HAL_RCC_OscConfig+0x2b4>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f2c:	f7ff fe10 	bl	8000b50 <HAL_GetTick>
 8000f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f32:	e008      	b.n	8000f46 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f34:	f7ff fe0c 	bl	8000b50 <HAL_GetTick>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	693b      	ldr	r3, [r7, #16]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d901      	bls.n	8000f46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000f42:	2303      	movs	r3, #3
 8000f44:	e15b      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f46:	4b26      	ldr	r3, [pc, #152]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000f48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000f4a:	f003 0302 	and.w	r3, r3, #2
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d0f0      	beq.n	8000f34 <HAL_RCC_OscConfig+0x200>
 8000f52:	e015      	b.n	8000f80 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f54:	4b24      	ldr	r3, [pc, #144]	; (8000fe8 <HAL_RCC_OscConfig+0x2b4>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f5a:	f7ff fdf9 	bl	8000b50 <HAL_GetTick>
 8000f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f60:	e008      	b.n	8000f74 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f62:	f7ff fdf5 	bl	8000b50 <HAL_GetTick>
 8000f66:	4602      	mov	r2, r0
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	1ad3      	subs	r3, r2, r3
 8000f6c:	2b02      	cmp	r3, #2
 8000f6e:	d901      	bls.n	8000f74 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000f70:	2303      	movs	r3, #3
 8000f72:	e144      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f74:	4b1a      	ldr	r3, [pc, #104]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000f76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000f78:	f003 0302 	and.w	r3, r3, #2
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d1f0      	bne.n	8000f62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f003 0304 	and.w	r3, r3, #4
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	f000 80a0 	beq.w	80010ce <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f92:	4b13      	ldr	r3, [pc, #76]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d10f      	bne.n	8000fbe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60bb      	str	r3, [r7, #8]
 8000fa2:	4b0f      	ldr	r3, [pc, #60]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa6:	4a0e      	ldr	r2, [pc, #56]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000fa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fac:	6413      	str	r3, [r2, #64]	; 0x40
 8000fae:	4b0c      	ldr	r3, [pc, #48]	; (8000fe0 <HAL_RCC_OscConfig+0x2ac>)
 8000fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fbe:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <HAL_RCC_OscConfig+0x2b8>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d121      	bne.n	800100e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fca:	4b08      	ldr	r3, [pc, #32]	; (8000fec <HAL_RCC_OscConfig+0x2b8>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a07      	ldr	r2, [pc, #28]	; (8000fec <HAL_RCC_OscConfig+0x2b8>)
 8000fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fd6:	f7ff fdbb 	bl	8000b50 <HAL_GetTick>
 8000fda:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fdc:	e011      	b.n	8001002 <HAL_RCC_OscConfig+0x2ce>
 8000fde:	bf00      	nop
 8000fe0:	40023800 	.word	0x40023800
 8000fe4:	42470000 	.word	0x42470000
 8000fe8:	42470e80 	.word	0x42470e80
 8000fec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ff0:	f7ff fdae 	bl	8000b50 <HAL_GetTick>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d901      	bls.n	8001002 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8000ffe:	2303      	movs	r3, #3
 8001000:	e0fd      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001002:	4b81      	ldr	r3, [pc, #516]	; (8001208 <HAL_RCC_OscConfig+0x4d4>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800100a:	2b00      	cmp	r3, #0
 800100c:	d0f0      	beq.n	8000ff0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d106      	bne.n	8001024 <HAL_RCC_OscConfig+0x2f0>
 8001016:	4b7d      	ldr	r3, [pc, #500]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 8001018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800101a:	4a7c      	ldr	r2, [pc, #496]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 800101c:	f043 0301 	orr.w	r3, r3, #1
 8001020:	6713      	str	r3, [r2, #112]	; 0x70
 8001022:	e01c      	b.n	800105e <HAL_RCC_OscConfig+0x32a>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	2b05      	cmp	r3, #5
 800102a:	d10c      	bne.n	8001046 <HAL_RCC_OscConfig+0x312>
 800102c:	4b77      	ldr	r3, [pc, #476]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 800102e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001030:	4a76      	ldr	r2, [pc, #472]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 8001032:	f043 0304 	orr.w	r3, r3, #4
 8001036:	6713      	str	r3, [r2, #112]	; 0x70
 8001038:	4b74      	ldr	r3, [pc, #464]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 800103a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800103c:	4a73      	ldr	r2, [pc, #460]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 800103e:	f043 0301 	orr.w	r3, r3, #1
 8001042:	6713      	str	r3, [r2, #112]	; 0x70
 8001044:	e00b      	b.n	800105e <HAL_RCC_OscConfig+0x32a>
 8001046:	4b71      	ldr	r3, [pc, #452]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 8001048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800104a:	4a70      	ldr	r2, [pc, #448]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 800104c:	f023 0301 	bic.w	r3, r3, #1
 8001050:	6713      	str	r3, [r2, #112]	; 0x70
 8001052:	4b6e      	ldr	r3, [pc, #440]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 8001054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001056:	4a6d      	ldr	r2, [pc, #436]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 8001058:	f023 0304 	bic.w	r3, r3, #4
 800105c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	689b      	ldr	r3, [r3, #8]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d015      	beq.n	8001092 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001066:	f7ff fd73 	bl	8000b50 <HAL_GetTick>
 800106a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800106c:	e00a      	b.n	8001084 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800106e:	f7ff fd6f 	bl	8000b50 <HAL_GetTick>
 8001072:	4602      	mov	r2, r0
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	f241 3288 	movw	r2, #5000	; 0x1388
 800107c:	4293      	cmp	r3, r2
 800107e:	d901      	bls.n	8001084 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001080:	2303      	movs	r3, #3
 8001082:	e0bc      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001084:	4b61      	ldr	r3, [pc, #388]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 8001086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001088:	f003 0302 	and.w	r3, r3, #2
 800108c:	2b00      	cmp	r3, #0
 800108e:	d0ee      	beq.n	800106e <HAL_RCC_OscConfig+0x33a>
 8001090:	e014      	b.n	80010bc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001092:	f7ff fd5d 	bl	8000b50 <HAL_GetTick>
 8001096:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001098:	e00a      	b.n	80010b0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800109a:	f7ff fd59 	bl	8000b50 <HAL_GetTick>
 800109e:	4602      	mov	r2, r0
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d901      	bls.n	80010b0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80010ac:	2303      	movs	r3, #3
 80010ae:	e0a6      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010b0:	4b56      	ldr	r3, [pc, #344]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 80010b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010b4:	f003 0302 	and.w	r3, r3, #2
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d1ee      	bne.n	800109a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80010bc:	7dfb      	ldrb	r3, [r7, #23]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d105      	bne.n	80010ce <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010c2:	4b52      	ldr	r3, [pc, #328]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 80010c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c6:	4a51      	ldr	r2, [pc, #324]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 80010c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	699b      	ldr	r3, [r3, #24]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	f000 8092 	beq.w	80011fc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80010d8:	4b4c      	ldr	r3, [pc, #304]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	f003 030c 	and.w	r3, r3, #12
 80010e0:	2b08      	cmp	r3, #8
 80010e2:	d05c      	beq.n	800119e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	699b      	ldr	r3, [r3, #24]
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d141      	bne.n	8001170 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010ec:	4b48      	ldr	r3, [pc, #288]	; (8001210 <HAL_RCC_OscConfig+0x4dc>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f2:	f7ff fd2d 	bl	8000b50 <HAL_GetTick>
 80010f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010f8:	e008      	b.n	800110c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010fa:	f7ff fd29 	bl	8000b50 <HAL_GetTick>
 80010fe:	4602      	mov	r2, r0
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	2b02      	cmp	r3, #2
 8001106:	d901      	bls.n	800110c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001108:	2303      	movs	r3, #3
 800110a:	e078      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800110c:	4b3f      	ldr	r3, [pc, #252]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001114:	2b00      	cmp	r3, #0
 8001116:	d1f0      	bne.n	80010fa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	69da      	ldr	r2, [r3, #28]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6a1b      	ldr	r3, [r3, #32]
 8001120:	431a      	orrs	r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001126:	019b      	lsls	r3, r3, #6
 8001128:	431a      	orrs	r2, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800112e:	085b      	lsrs	r3, r3, #1
 8001130:	3b01      	subs	r3, #1
 8001132:	041b      	lsls	r3, r3, #16
 8001134:	431a      	orrs	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800113a:	061b      	lsls	r3, r3, #24
 800113c:	4933      	ldr	r1, [pc, #204]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 800113e:	4313      	orrs	r3, r2
 8001140:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001142:	4b33      	ldr	r3, [pc, #204]	; (8001210 <HAL_RCC_OscConfig+0x4dc>)
 8001144:	2201      	movs	r2, #1
 8001146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001148:	f7ff fd02 	bl	8000b50 <HAL_GetTick>
 800114c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800114e:	e008      	b.n	8001162 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001150:	f7ff fcfe 	bl	8000b50 <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b02      	cmp	r3, #2
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e04d      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001162:	4b2a      	ldr	r3, [pc, #168]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d0f0      	beq.n	8001150 <HAL_RCC_OscConfig+0x41c>
 800116e:	e045      	b.n	80011fc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001170:	4b27      	ldr	r3, [pc, #156]	; (8001210 <HAL_RCC_OscConfig+0x4dc>)
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001176:	f7ff fceb 	bl	8000b50 <HAL_GetTick>
 800117a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800117c:	e008      	b.n	8001190 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800117e:	f7ff fce7 	bl	8000b50 <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	2b02      	cmp	r3, #2
 800118a:	d901      	bls.n	8001190 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800118c:	2303      	movs	r3, #3
 800118e:	e036      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001190:	4b1e      	ldr	r3, [pc, #120]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001198:	2b00      	cmp	r3, #0
 800119a:	d1f0      	bne.n	800117e <HAL_RCC_OscConfig+0x44a>
 800119c:	e02e      	b.n	80011fc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	699b      	ldr	r3, [r3, #24]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d101      	bne.n	80011aa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e029      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80011aa:	4b18      	ldr	r3, [pc, #96]	; (800120c <HAL_RCC_OscConfig+0x4d8>)
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	69db      	ldr	r3, [r3, #28]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d11c      	bne.n	80011f8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d115      	bne.n	80011f8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80011cc:	68fa      	ldr	r2, [r7, #12]
 80011ce:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80011d2:	4013      	ands	r3, r2
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80011d8:	4293      	cmp	r3, r2
 80011da:	d10d      	bne.n	80011f8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d106      	bne.n	80011f8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d001      	beq.n	80011fc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80011f8:	2301      	movs	r3, #1
 80011fa:	e000      	b.n	80011fe <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3718      	adds	r7, #24
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40007000 	.word	0x40007000
 800120c:	40023800 	.word	0x40023800
 8001210:	42470060 	.word	0x42470060

08001214 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d101      	bne.n	8001228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	e0cc      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001228:	4b68      	ldr	r3, [pc, #416]	; (80013cc <HAL_RCC_ClockConfig+0x1b8>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 030f 	and.w	r3, r3, #15
 8001230:	683a      	ldr	r2, [r7, #0]
 8001232:	429a      	cmp	r2, r3
 8001234:	d90c      	bls.n	8001250 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001236:	4b65      	ldr	r3, [pc, #404]	; (80013cc <HAL_RCC_ClockConfig+0x1b8>)
 8001238:	683a      	ldr	r2, [r7, #0]
 800123a:	b2d2      	uxtb	r2, r2
 800123c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800123e:	4b63      	ldr	r3, [pc, #396]	; (80013cc <HAL_RCC_ClockConfig+0x1b8>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 030f 	and.w	r3, r3, #15
 8001246:	683a      	ldr	r2, [r7, #0]
 8001248:	429a      	cmp	r2, r3
 800124a:	d001      	beq.n	8001250 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	e0b8      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0302 	and.w	r3, r3, #2
 8001258:	2b00      	cmp	r3, #0
 800125a:	d020      	beq.n	800129e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0304 	and.w	r3, r3, #4
 8001264:	2b00      	cmp	r3, #0
 8001266:	d005      	beq.n	8001274 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001268:	4b59      	ldr	r3, [pc, #356]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	4a58      	ldr	r2, [pc, #352]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 800126e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001272:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0308 	and.w	r3, r3, #8
 800127c:	2b00      	cmp	r3, #0
 800127e:	d005      	beq.n	800128c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001280:	4b53      	ldr	r3, [pc, #332]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	4a52      	ldr	r2, [pc, #328]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001286:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800128a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800128c:	4b50      	ldr	r3, [pc, #320]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	494d      	ldr	r1, [pc, #308]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 800129a:	4313      	orrs	r3, r2
 800129c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d044      	beq.n	8001334 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d107      	bne.n	80012c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012b2:	4b47      	ldr	r3, [pc, #284]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d119      	bne.n	80012f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e07f      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d003      	beq.n	80012d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012ce:	2b03      	cmp	r3, #3
 80012d0:	d107      	bne.n	80012e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012d2:	4b3f      	ldr	r3, [pc, #252]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d109      	bne.n	80012f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e06f      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e2:	4b3b      	ldr	r3, [pc, #236]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e067      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012f2:	4b37      	ldr	r3, [pc, #220]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	f023 0203 	bic.w	r2, r3, #3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	4934      	ldr	r1, [pc, #208]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001300:	4313      	orrs	r3, r2
 8001302:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001304:	f7ff fc24 	bl	8000b50 <HAL_GetTick>
 8001308:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800130a:	e00a      	b.n	8001322 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800130c:	f7ff fc20 	bl	8000b50 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	f241 3288 	movw	r2, #5000	; 0x1388
 800131a:	4293      	cmp	r3, r2
 800131c:	d901      	bls.n	8001322 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800131e:	2303      	movs	r3, #3
 8001320:	e04f      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001322:	4b2b      	ldr	r3, [pc, #172]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	f003 020c 	and.w	r2, r3, #12
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	429a      	cmp	r2, r3
 8001332:	d1eb      	bne.n	800130c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001334:	4b25      	ldr	r3, [pc, #148]	; (80013cc <HAL_RCC_ClockConfig+0x1b8>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 030f 	and.w	r3, r3, #15
 800133c:	683a      	ldr	r2, [r7, #0]
 800133e:	429a      	cmp	r2, r3
 8001340:	d20c      	bcs.n	800135c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001342:	4b22      	ldr	r3, [pc, #136]	; (80013cc <HAL_RCC_ClockConfig+0x1b8>)
 8001344:	683a      	ldr	r2, [r7, #0]
 8001346:	b2d2      	uxtb	r2, r2
 8001348:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800134a:	4b20      	ldr	r3, [pc, #128]	; (80013cc <HAL_RCC_ClockConfig+0x1b8>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 030f 	and.w	r3, r3, #15
 8001352:	683a      	ldr	r2, [r7, #0]
 8001354:	429a      	cmp	r2, r3
 8001356:	d001      	beq.n	800135c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	e032      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f003 0304 	and.w	r3, r3, #4
 8001364:	2b00      	cmp	r3, #0
 8001366:	d008      	beq.n	800137a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001368:	4b19      	ldr	r3, [pc, #100]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	4916      	ldr	r1, [pc, #88]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001376:	4313      	orrs	r3, r2
 8001378:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0308 	and.w	r3, r3, #8
 8001382:	2b00      	cmp	r3, #0
 8001384:	d009      	beq.n	800139a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001386:	4b12      	ldr	r3, [pc, #72]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	691b      	ldr	r3, [r3, #16]
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	490e      	ldr	r1, [pc, #56]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001396:	4313      	orrs	r3, r2
 8001398:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800139a:	f000 f821 	bl	80013e0 <HAL_RCC_GetSysClockFreq>
 800139e:	4601      	mov	r1, r0
 80013a0:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	091b      	lsrs	r3, r3, #4
 80013a6:	f003 030f 	and.w	r3, r3, #15
 80013aa:	4a0a      	ldr	r2, [pc, #40]	; (80013d4 <HAL_RCC_ClockConfig+0x1c0>)
 80013ac:	5cd3      	ldrb	r3, [r2, r3]
 80013ae:	fa21 f303 	lsr.w	r3, r1, r3
 80013b2:	4a09      	ldr	r2, [pc, #36]	; (80013d8 <HAL_RCC_ClockConfig+0x1c4>)
 80013b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80013b6:	4b09      	ldr	r3, [pc, #36]	; (80013dc <HAL_RCC_ClockConfig+0x1c8>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff fb84 	bl	8000ac8 <HAL_InitTick>

  return HAL_OK;
 80013c0:	2300      	movs	r3, #0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40023c00 	.word	0x40023c00
 80013d0:	40023800 	.word	0x40023800
 80013d4:	080045d0 	.word	0x080045d0
 80013d8:	20000000 	.word	0x20000000
 80013dc:	20000004 	.word	0x20000004

080013e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80013e6:	2300      	movs	r3, #0
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	2300      	movs	r3, #0
 80013f0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80013f2:	2300      	movs	r3, #0
 80013f4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013f6:	4b50      	ldr	r3, [pc, #320]	; (8001538 <HAL_RCC_GetSysClockFreq+0x158>)
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	f003 030c 	and.w	r3, r3, #12
 80013fe:	2b04      	cmp	r3, #4
 8001400:	d007      	beq.n	8001412 <HAL_RCC_GetSysClockFreq+0x32>
 8001402:	2b08      	cmp	r3, #8
 8001404:	d008      	beq.n	8001418 <HAL_RCC_GetSysClockFreq+0x38>
 8001406:	2b00      	cmp	r3, #0
 8001408:	f040 808d 	bne.w	8001526 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800140c:	4b4b      	ldr	r3, [pc, #300]	; (800153c <HAL_RCC_GetSysClockFreq+0x15c>)
 800140e:	60bb      	str	r3, [r7, #8]
       break;
 8001410:	e08c      	b.n	800152c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001412:	4b4b      	ldr	r3, [pc, #300]	; (8001540 <HAL_RCC_GetSysClockFreq+0x160>)
 8001414:	60bb      	str	r3, [r7, #8]
      break;
 8001416:	e089      	b.n	800152c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001418:	4b47      	ldr	r3, [pc, #284]	; (8001538 <HAL_RCC_GetSysClockFreq+0x158>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001420:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001422:	4b45      	ldr	r3, [pc, #276]	; (8001538 <HAL_RCC_GetSysClockFreq+0x158>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d023      	beq.n	8001476 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800142e:	4b42      	ldr	r3, [pc, #264]	; (8001538 <HAL_RCC_GetSysClockFreq+0x158>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	099b      	lsrs	r3, r3, #6
 8001434:	f04f 0400 	mov.w	r4, #0
 8001438:	f240 11ff 	movw	r1, #511	; 0x1ff
 800143c:	f04f 0200 	mov.w	r2, #0
 8001440:	ea03 0501 	and.w	r5, r3, r1
 8001444:	ea04 0602 	and.w	r6, r4, r2
 8001448:	4a3d      	ldr	r2, [pc, #244]	; (8001540 <HAL_RCC_GetSysClockFreq+0x160>)
 800144a:	fb02 f106 	mul.w	r1, r2, r6
 800144e:	2200      	movs	r2, #0
 8001450:	fb02 f205 	mul.w	r2, r2, r5
 8001454:	440a      	add	r2, r1
 8001456:	493a      	ldr	r1, [pc, #232]	; (8001540 <HAL_RCC_GetSysClockFreq+0x160>)
 8001458:	fba5 0101 	umull	r0, r1, r5, r1
 800145c:	1853      	adds	r3, r2, r1
 800145e:	4619      	mov	r1, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	f04f 0400 	mov.w	r4, #0
 8001466:	461a      	mov	r2, r3
 8001468:	4623      	mov	r3, r4
 800146a:	f7fe ff01 	bl	8000270 <__aeabi_uldivmod>
 800146e:	4603      	mov	r3, r0
 8001470:	460c      	mov	r4, r1
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	e049      	b.n	800150a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001476:	4b30      	ldr	r3, [pc, #192]	; (8001538 <HAL_RCC_GetSysClockFreq+0x158>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	099b      	lsrs	r3, r3, #6
 800147c:	f04f 0400 	mov.w	r4, #0
 8001480:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001484:	f04f 0200 	mov.w	r2, #0
 8001488:	ea03 0501 	and.w	r5, r3, r1
 800148c:	ea04 0602 	and.w	r6, r4, r2
 8001490:	4629      	mov	r1, r5
 8001492:	4632      	mov	r2, r6
 8001494:	f04f 0300 	mov.w	r3, #0
 8001498:	f04f 0400 	mov.w	r4, #0
 800149c:	0154      	lsls	r4, r2, #5
 800149e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80014a2:	014b      	lsls	r3, r1, #5
 80014a4:	4619      	mov	r1, r3
 80014a6:	4622      	mov	r2, r4
 80014a8:	1b49      	subs	r1, r1, r5
 80014aa:	eb62 0206 	sbc.w	r2, r2, r6
 80014ae:	f04f 0300 	mov.w	r3, #0
 80014b2:	f04f 0400 	mov.w	r4, #0
 80014b6:	0194      	lsls	r4, r2, #6
 80014b8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80014bc:	018b      	lsls	r3, r1, #6
 80014be:	1a5b      	subs	r3, r3, r1
 80014c0:	eb64 0402 	sbc.w	r4, r4, r2
 80014c4:	f04f 0100 	mov.w	r1, #0
 80014c8:	f04f 0200 	mov.w	r2, #0
 80014cc:	00e2      	lsls	r2, r4, #3
 80014ce:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80014d2:	00d9      	lsls	r1, r3, #3
 80014d4:	460b      	mov	r3, r1
 80014d6:	4614      	mov	r4, r2
 80014d8:	195b      	adds	r3, r3, r5
 80014da:	eb44 0406 	adc.w	r4, r4, r6
 80014de:	f04f 0100 	mov.w	r1, #0
 80014e2:	f04f 0200 	mov.w	r2, #0
 80014e6:	02a2      	lsls	r2, r4, #10
 80014e8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80014ec:	0299      	lsls	r1, r3, #10
 80014ee:	460b      	mov	r3, r1
 80014f0:	4614      	mov	r4, r2
 80014f2:	4618      	mov	r0, r3
 80014f4:	4621      	mov	r1, r4
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f04f 0400 	mov.w	r4, #0
 80014fc:	461a      	mov	r2, r3
 80014fe:	4623      	mov	r3, r4
 8001500:	f7fe feb6 	bl	8000270 <__aeabi_uldivmod>
 8001504:	4603      	mov	r3, r0
 8001506:	460c      	mov	r4, r1
 8001508:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800150a:	4b0b      	ldr	r3, [pc, #44]	; (8001538 <HAL_RCC_GetSysClockFreq+0x158>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	0c1b      	lsrs	r3, r3, #16
 8001510:	f003 0303 	and.w	r3, r3, #3
 8001514:	3301      	adds	r3, #1
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800151a:	68fa      	ldr	r2, [r7, #12]
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001522:	60bb      	str	r3, [r7, #8]
      break;
 8001524:	e002      	b.n	800152c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001526:	4b05      	ldr	r3, [pc, #20]	; (800153c <HAL_RCC_GetSysClockFreq+0x15c>)
 8001528:	60bb      	str	r3, [r7, #8]
      break;
 800152a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800152c:	68bb      	ldr	r3, [r7, #8]
}
 800152e:	4618      	mov	r0, r3
 8001530:	3714      	adds	r7, #20
 8001532:	46bd      	mov	sp, r7
 8001534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001536:	bf00      	nop
 8001538:	40023800 	.word	0x40023800
 800153c:	00f42400 	.word	0x00f42400
 8001540:	017d7840 	.word	0x017d7840

08001544 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f103 0208 	add.w	r2, r3, #8
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f04f 32ff 	mov.w	r2, #4294967295
 800155c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f103 0208 	add.w	r2, r3, #8
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f103 0208 	add.w	r2, r3, #8
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001592:	bf00      	nop
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800159e:	b480      	push	{r7}
 80015a0:	b085      	sub	sp, #20
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
 80015a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	68fa      	ldr	r2, [r7, #12]
 80015b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	689a      	ldr	r2, [r3, #8]
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	683a      	ldr	r2, [r7, #0]
 80015c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	683a      	ldr	r2, [r7, #0]
 80015c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	1c5a      	adds	r2, r3, #1
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	601a      	str	r2, [r3, #0]
}
 80015da:	bf00      	nop
 80015dc:	3714      	adds	r7, #20
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr

080015e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80015e6:	b480      	push	{r7}
 80015e8:	b085      	sub	sp, #20
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
 80015ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015fc:	d103      	bne.n	8001606 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	691b      	ldr	r3, [r3, #16]
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	e00c      	b.n	8001620 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	3308      	adds	r3, #8
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	e002      	b.n	8001614 <vListInsert+0x2e>
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	68ba      	ldr	r2, [r7, #8]
 800161c:	429a      	cmp	r2, r3
 800161e:	d2f6      	bcs.n	800160e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	685a      	ldr	r2, [r3, #4]
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	68fa      	ldr	r2, [r7, #12]
 8001634:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	683a      	ldr	r2, [r7, #0]
 800163a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	687a      	ldr	r2, [r7, #4]
 8001640:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	1c5a      	adds	r2, r3, #1
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	601a      	str	r2, [r3, #0]
}
 800164c:	bf00      	nop
 800164e:	3714      	adds	r7, #20
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	691b      	ldr	r3, [r3, #16]
 8001664:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	6892      	ldr	r2, [r2, #8]
 800166e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	6852      	ldr	r2, [r2, #4]
 8001678:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	429a      	cmp	r2, r3
 8001682:	d103      	bne.n	800168c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689a      	ldr	r2, [r3, #8]
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2200      	movs	r2, #0
 8001690:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	1e5a      	subs	r2, r3, #1
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3714      	adds	r7, #20
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d109      	bne.n	80016d4 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80016c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016c4:	f383 8811 	msr	BASEPRI, r3
 80016c8:	f3bf 8f6f 	isb	sy
 80016cc:	f3bf 8f4f 	dsb	sy
 80016d0:	60bb      	str	r3, [r7, #8]
 80016d2:	e7fe      	b.n	80016d2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80016d4:	f001 fd12 	bl	80030fc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016e0:	68f9      	ldr	r1, [r7, #12]
 80016e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80016e4:	fb01 f303 	mul.w	r3, r1, r3
 80016e8:	441a      	add	r2, r3
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	2200      	movs	r2, #0
 80016f2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001704:	3b01      	subs	r3, #1
 8001706:	68f9      	ldr	r1, [r7, #12]
 8001708:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800170a:	fb01 f303 	mul.w	r3, r1, r3
 800170e:	441a      	add	r2, r3
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	22ff      	movs	r2, #255	; 0xff
 8001718:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	22ff      	movs	r2, #255	; 0xff
 8001720:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d114      	bne.n	8001754 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	691b      	ldr	r3, [r3, #16]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d01a      	beq.n	8001768 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	3310      	adds	r3, #16
 8001736:	4618      	mov	r0, r3
 8001738:	f000 ffd2 	bl	80026e0 <xTaskRemoveFromEventList>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d012      	beq.n	8001768 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001742:	4b0d      	ldr	r3, [pc, #52]	; (8001778 <xQueueGenericReset+0xcc>)
 8001744:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	f3bf 8f4f 	dsb	sy
 800174e:	f3bf 8f6f 	isb	sy
 8001752:	e009      	b.n	8001768 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	3310      	adds	r3, #16
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff fef3 	bl	8001544 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	3324      	adds	r3, #36	; 0x24
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff feee 	bl	8001544 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001768:	f001 fcf6 	bl	8003158 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800176c:	2301      	movs	r3, #1
}
 800176e:	4618      	mov	r0, r3
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	e000ed04 	.word	0xe000ed04

0800177c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800177c:	b580      	push	{r7, lr}
 800177e:	b08a      	sub	sp, #40	; 0x28
 8001780:	af02      	add	r7, sp, #8
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	60b9      	str	r1, [r7, #8]
 8001786:	4613      	mov	r3, r2
 8001788:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d109      	bne.n	80017a4 <xQueueGenericCreate+0x28>
 8001790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001794:	f383 8811 	msr	BASEPRI, r3
 8001798:	f3bf 8f6f 	isb	sy
 800179c:	f3bf 8f4f 	dsb	sy
 80017a0:	613b      	str	r3, [r7, #16]
 80017a2:	e7fe      	b.n	80017a2 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d102      	bne.n	80017b0 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
 80017ae:	e004      	b.n	80017ba <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	68ba      	ldr	r2, [r7, #8]
 80017b4:	fb02 f303 	mul.w	r3, r2, r3
 80017b8:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	3348      	adds	r3, #72	; 0x48
 80017be:	4618      	mov	r0, r3
 80017c0:	f001 fd78 	bl	80032b4 <pvPortMalloc>
 80017c4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80017c6:	69bb      	ldr	r3, [r7, #24]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d011      	beq.n	80017f0 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	3348      	adds	r3, #72	; 0x48
 80017d4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	2200      	movs	r2, #0
 80017da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80017de:	79fa      	ldrb	r2, [r7, #7]
 80017e0:	69bb      	ldr	r3, [r7, #24]
 80017e2:	9300      	str	r3, [sp, #0]
 80017e4:	4613      	mov	r3, r2
 80017e6:	697a      	ldr	r2, [r7, #20]
 80017e8:	68b9      	ldr	r1, [r7, #8]
 80017ea:	68f8      	ldr	r0, [r7, #12]
 80017ec:	f000 f805 	bl	80017fa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80017f0:	69bb      	ldr	r3, [r7, #24]
	}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3720      	adds	r7, #32
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b084      	sub	sp, #16
 80017fe:	af00      	add	r7, sp, #0
 8001800:	60f8      	str	r0, [r7, #12]
 8001802:	60b9      	str	r1, [r7, #8]
 8001804:	607a      	str	r2, [r7, #4]
 8001806:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d103      	bne.n	8001816 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	e002      	b.n	800181c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	68fa      	ldr	r2, [r7, #12]
 8001820:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001822:	69bb      	ldr	r3, [r7, #24]
 8001824:	68ba      	ldr	r2, [r7, #8]
 8001826:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001828:	2101      	movs	r1, #1
 800182a:	69b8      	ldr	r0, [r7, #24]
 800182c:	f7ff ff3e 	bl	80016ac <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001830:	bf00      	nop
 8001832:	3710      	adds	r7, #16
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}

08001838 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d109      	bne.n	800185c <xQueueCreateCountingSemaphore+0x24>
 8001848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800184c:	f383 8811 	msr	BASEPRI, r3
 8001850:	f3bf 8f6f 	isb	sy
 8001854:	f3bf 8f4f 	dsb	sy
 8001858:	613b      	str	r3, [r7, #16]
 800185a:	e7fe      	b.n	800185a <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	429a      	cmp	r2, r3
 8001862:	d909      	bls.n	8001878 <xQueueCreateCountingSemaphore+0x40>
 8001864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001868:	f383 8811 	msr	BASEPRI, r3
 800186c:	f3bf 8f6f 	isb	sy
 8001870:	f3bf 8f4f 	dsb	sy
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	e7fe      	b.n	8001876 <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8001878:	2202      	movs	r2, #2
 800187a:	2100      	movs	r1, #0
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff ff7d 	bl	800177c <xQueueGenericCreate>
 8001882:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d002      	beq.n	8001890 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	683a      	ldr	r2, [r7, #0]
 800188e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8001890:	697b      	ldr	r3, [r7, #20]
	}
 8001892:	4618      	mov	r0, r3
 8001894:	3718      	adds	r7, #24
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
	...

0800189c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08e      	sub	sp, #56	; 0x38
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	60b9      	str	r1, [r7, #8]
 80018a6:	607a      	str	r2, [r7, #4]
 80018a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80018aa:	2300      	movs	r3, #0
 80018ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80018b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d109      	bne.n	80018cc <xQueueGenericSend+0x30>
 80018b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018bc:	f383 8811 	msr	BASEPRI, r3
 80018c0:	f3bf 8f6f 	isb	sy
 80018c4:	f3bf 8f4f 	dsb	sy
 80018c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80018ca:	e7fe      	b.n	80018ca <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d103      	bne.n	80018da <xQueueGenericSend+0x3e>
 80018d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <xQueueGenericSend+0x42>
 80018da:	2301      	movs	r3, #1
 80018dc:	e000      	b.n	80018e0 <xQueueGenericSend+0x44>
 80018de:	2300      	movs	r3, #0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d109      	bne.n	80018f8 <xQueueGenericSend+0x5c>
 80018e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018e8:	f383 8811 	msr	BASEPRI, r3
 80018ec:	f3bf 8f6f 	isb	sy
 80018f0:	f3bf 8f4f 	dsb	sy
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24
 80018f6:	e7fe      	b.n	80018f6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d103      	bne.n	8001906 <xQueueGenericSend+0x6a>
 80018fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001902:	2b01      	cmp	r3, #1
 8001904:	d101      	bne.n	800190a <xQueueGenericSend+0x6e>
 8001906:	2301      	movs	r3, #1
 8001908:	e000      	b.n	800190c <xQueueGenericSend+0x70>
 800190a:	2300      	movs	r3, #0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d109      	bne.n	8001924 <xQueueGenericSend+0x88>
 8001910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001914:	f383 8811 	msr	BASEPRI, r3
 8001918:	f3bf 8f6f 	isb	sy
 800191c:	f3bf 8f4f 	dsb	sy
 8001920:	623b      	str	r3, [r7, #32]
 8001922:	e7fe      	b.n	8001922 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001924:	f001 f892 	bl	8002a4c <xTaskGetSchedulerState>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d102      	bne.n	8001934 <xQueueGenericSend+0x98>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d101      	bne.n	8001938 <xQueueGenericSend+0x9c>
 8001934:	2301      	movs	r3, #1
 8001936:	e000      	b.n	800193a <xQueueGenericSend+0x9e>
 8001938:	2300      	movs	r3, #0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d109      	bne.n	8001952 <xQueueGenericSend+0xb6>
 800193e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001942:	f383 8811 	msr	BASEPRI, r3
 8001946:	f3bf 8f6f 	isb	sy
 800194a:	f3bf 8f4f 	dsb	sy
 800194e:	61fb      	str	r3, [r7, #28]
 8001950:	e7fe      	b.n	8001950 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001952:	f001 fbd3 	bl	80030fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001958:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800195a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800195c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800195e:	429a      	cmp	r2, r3
 8001960:	d302      	bcc.n	8001968 <xQueueGenericSend+0xcc>
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	2b02      	cmp	r3, #2
 8001966:	d129      	bne.n	80019bc <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	68b9      	ldr	r1, [r7, #8]
 800196c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800196e:	f000 f9cc 	bl	8001d0a <prvCopyDataToQueue>
 8001972:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001978:	2b00      	cmp	r3, #0
 800197a:	d010      	beq.n	800199e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800197c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800197e:	3324      	adds	r3, #36	; 0x24
 8001980:	4618      	mov	r0, r3
 8001982:	f000 fead 	bl	80026e0 <xTaskRemoveFromEventList>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d013      	beq.n	80019b4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800198c:	4b3f      	ldr	r3, [pc, #252]	; (8001a8c <xQueueGenericSend+0x1f0>)
 800198e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	f3bf 8f4f 	dsb	sy
 8001998:	f3bf 8f6f 	isb	sy
 800199c:	e00a      	b.n	80019b4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800199e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d007      	beq.n	80019b4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80019a4:	4b39      	ldr	r3, [pc, #228]	; (8001a8c <xQueueGenericSend+0x1f0>)
 80019a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	f3bf 8f4f 	dsb	sy
 80019b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80019b4:	f001 fbd0 	bl	8003158 <vPortExitCritical>
				return pdPASS;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e063      	b.n	8001a84 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d103      	bne.n	80019ca <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80019c2:	f001 fbc9 	bl	8003158 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	e05c      	b.n	8001a84 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80019ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d106      	bne.n	80019de <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	4618      	mov	r0, r3
 80019d6:	f000 fee5 	bl	80027a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80019da:	2301      	movs	r3, #1
 80019dc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80019de:	f001 fbbb 	bl	8003158 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80019e2:	f000 fc9d 	bl	8002320 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80019e6:	f001 fb89 	bl	80030fc <vPortEnterCritical>
 80019ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80019f0:	b25b      	sxtb	r3, r3
 80019f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019f6:	d103      	bne.n	8001a00 <xQueueGenericSend+0x164>
 80019f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019fa:	2200      	movs	r2, #0
 80019fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001a06:	b25b      	sxtb	r3, r3
 8001a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a0c:	d103      	bne.n	8001a16 <xQueueGenericSend+0x17a>
 8001a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001a16:	f001 fb9f 	bl	8003158 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001a1a:	1d3a      	adds	r2, r7, #4
 8001a1c:	f107 0314 	add.w	r3, r7, #20
 8001a20:	4611      	mov	r1, r2
 8001a22:	4618      	mov	r0, r3
 8001a24:	f000 fed4 	bl	80027d0 <xTaskCheckForTimeOut>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d124      	bne.n	8001a78 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001a2e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a30:	f000 fa3d 	bl	8001eae <prvIsQueueFull>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d018      	beq.n	8001a6c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a3c:	3310      	adds	r3, #16
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	4611      	mov	r1, r2
 8001a42:	4618      	mov	r0, r3
 8001a44:	f000 fe28 	bl	8002698 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001a48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a4a:	f000 f9c8 	bl	8001dde <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001a4e:	f000 fc75 	bl	800233c <xTaskResumeAll>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	f47f af7c 	bne.w	8001952 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8001a5a:	4b0c      	ldr	r3, [pc, #48]	; (8001a8c <xQueueGenericSend+0x1f0>)
 8001a5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	f3bf 8f4f 	dsb	sy
 8001a66:	f3bf 8f6f 	isb	sy
 8001a6a:	e772      	b.n	8001952 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001a6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a6e:	f000 f9b6 	bl	8001dde <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001a72:	f000 fc63 	bl	800233c <xTaskResumeAll>
 8001a76:	e76c      	b.n	8001952 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001a78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a7a:	f000 f9b0 	bl	8001dde <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001a7e:	f000 fc5d 	bl	800233c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001a82:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3738      	adds	r7, #56	; 0x38
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	e000ed04 	.word	0xe000ed04

08001a90 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08e      	sub	sp, #56	; 0x38
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d109      	bne.n	8001ac0 <xQueueSemaphoreTake+0x30>
 8001aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ab0:	f383 8811 	msr	BASEPRI, r3
 8001ab4:	f3bf 8f6f 	isb	sy
 8001ab8:	f3bf 8f4f 	dsb	sy
 8001abc:	623b      	str	r3, [r7, #32]
 8001abe:	e7fe      	b.n	8001abe <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8001ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d009      	beq.n	8001adc <xQueueSemaphoreTake+0x4c>
 8001ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001acc:	f383 8811 	msr	BASEPRI, r3
 8001ad0:	f3bf 8f6f 	isb	sy
 8001ad4:	f3bf 8f4f 	dsb	sy
 8001ad8:	61fb      	str	r3, [r7, #28]
 8001ada:	e7fe      	b.n	8001ada <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001adc:	f000 ffb6 	bl	8002a4c <xTaskGetSchedulerState>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d102      	bne.n	8001aec <xQueueSemaphoreTake+0x5c>
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d101      	bne.n	8001af0 <xQueueSemaphoreTake+0x60>
 8001aec:	2301      	movs	r3, #1
 8001aee:	e000      	b.n	8001af2 <xQueueSemaphoreTake+0x62>
 8001af0:	2300      	movs	r3, #0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d109      	bne.n	8001b0a <xQueueSemaphoreTake+0x7a>
 8001af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001afa:	f383 8811 	msr	BASEPRI, r3
 8001afe:	f3bf 8f6f 	isb	sy
 8001b02:	f3bf 8f4f 	dsb	sy
 8001b06:	61bb      	str	r3, [r7, #24]
 8001b08:	e7fe      	b.n	8001b08 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001b0a:	f001 faf7 	bl	80030fc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8001b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b12:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8001b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d024      	beq.n	8001b64 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8001b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b1c:	1e5a      	subs	r2, r3, #1
 8001b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b20:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001b22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d104      	bne.n	8001b34 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8001b2a:	f001 f949 	bl	8002dc0 <pvTaskIncrementMutexHeldCount>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b32:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b36:	691b      	ldr	r3, [r3, #16]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d00f      	beq.n	8001b5c <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b3e:	3310      	adds	r3, #16
 8001b40:	4618      	mov	r0, r3
 8001b42:	f000 fdcd 	bl	80026e0 <xTaskRemoveFromEventList>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d007      	beq.n	8001b5c <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001b4c:	4b53      	ldr	r3, [pc, #332]	; (8001c9c <xQueueSemaphoreTake+0x20c>)
 8001b4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	f3bf 8f4f 	dsb	sy
 8001b58:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001b5c:	f001 fafc 	bl	8003158 <vPortExitCritical>
				return pdPASS;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e096      	b.n	8001c92 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d110      	bne.n	8001b8c <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8001b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d009      	beq.n	8001b84 <xQueueSemaphoreTake+0xf4>
 8001b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b74:	f383 8811 	msr	BASEPRI, r3
 8001b78:	f3bf 8f6f 	isb	sy
 8001b7c:	f3bf 8f4f 	dsb	sy
 8001b80:	617b      	str	r3, [r7, #20]
 8001b82:	e7fe      	b.n	8001b82 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8001b84:	f001 fae8 	bl	8003158 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	e082      	b.n	8001c92 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001b8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d106      	bne.n	8001ba0 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001b92:	f107 030c 	add.w	r3, r7, #12
 8001b96:	4618      	mov	r0, r3
 8001b98:	f000 fe04 	bl	80027a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001ba0:	f001 fada 	bl	8003158 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001ba4:	f000 fbbc 	bl	8002320 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001ba8:	f001 faa8 	bl	80030fc <vPortEnterCritical>
 8001bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001bb2:	b25b      	sxtb	r3, r3
 8001bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bb8:	d103      	bne.n	8001bc2 <xQueueSemaphoreTake+0x132>
 8001bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001bc8:	b25b      	sxtb	r3, r3
 8001bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bce:	d103      	bne.n	8001bd8 <xQueueSemaphoreTake+0x148>
 8001bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001bd8:	f001 fabe 	bl	8003158 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001bdc:	463a      	mov	r2, r7
 8001bde:	f107 030c 	add.w	r3, r7, #12
 8001be2:	4611      	mov	r1, r2
 8001be4:	4618      	mov	r0, r3
 8001be6:	f000 fdf3 	bl	80027d0 <xTaskCheckForTimeOut>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d132      	bne.n	8001c56 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001bf0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001bf2:	f000 f946 	bl	8001e82 <prvIsQueueEmpty>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d026      	beq.n	8001c4a <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d109      	bne.n	8001c18 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8001c04:	f001 fa7a 	bl	80030fc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f000 ff3b 	bl	8002a88 <xTaskPriorityInherit>
 8001c12:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8001c14:	f001 faa0 	bl	8003158 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c1a:	3324      	adds	r3, #36	; 0x24
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	4611      	mov	r1, r2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f000 fd39 	bl	8002698 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001c26:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c28:	f000 f8d9 	bl	8001dde <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001c2c:	f000 fb86 	bl	800233c <xTaskResumeAll>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	f47f af69 	bne.w	8001b0a <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8001c38:	4b18      	ldr	r3, [pc, #96]	; (8001c9c <xQueueSemaphoreTake+0x20c>)
 8001c3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	f3bf 8f4f 	dsb	sy
 8001c44:	f3bf 8f6f 	isb	sy
 8001c48:	e75f      	b.n	8001b0a <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8001c4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c4c:	f000 f8c7 	bl	8001dde <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001c50:	f000 fb74 	bl	800233c <xTaskResumeAll>
 8001c54:	e759      	b.n	8001b0a <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8001c56:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c58:	f000 f8c1 	bl	8001dde <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001c5c:	f000 fb6e 	bl	800233c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001c60:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c62:	f000 f90e 	bl	8001e82 <prvIsQueueEmpty>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	f43f af4e 	beq.w	8001b0a <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8001c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d00d      	beq.n	8001c90 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8001c74:	f001 fa42 	bl	80030fc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8001c78:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c7a:	f000 f82e 	bl	8001cda <prvGetDisinheritPriorityAfterTimeout>
 8001c7e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8001c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c86:	4618      	mov	r0, r3
 8001c88:	f001 f802 	bl	8002c90 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8001c8c:	f001 fa64 	bl	8003158 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001c90:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3738      	adds	r7, #56	; 0x38
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	e000ed04 	.word	0xe000ed04

08001ca0 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d109      	bne.n	8001cc2 <uxQueueMessagesWaiting+0x22>
 8001cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cb2:	f383 8811 	msr	BASEPRI, r3
 8001cb6:	f3bf 8f6f 	isb	sy
 8001cba:	f3bf 8f4f 	dsb	sy
 8001cbe:	60bb      	str	r3, [r7, #8]
 8001cc0:	e7fe      	b.n	8001cc0 <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
 8001cc2:	f001 fa1b 	bl	80030fc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cca:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8001ccc:	f001 fa44 	bl	8003158 <vPortExitCritical>

	return uxReturn;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3710      	adds	r7, #16
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8001cda:	b480      	push	{r7}
 8001cdc:	b085      	sub	sp, #20
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d006      	beq.n	8001cf8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f1c3 0307 	rsb	r3, r3, #7
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	e001      	b.n	8001cfc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
	}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3714      	adds	r7, #20
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr

08001d0a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b086      	sub	sp, #24
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	60f8      	str	r0, [r7, #12]
 8001d12:	60b9      	str	r1, [r7, #8]
 8001d14:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001d16:	2300      	movs	r3, #0
 8001d18:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d1e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d10d      	bne.n	8001d44 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d14d      	bne.n	8001dcc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f000 ff27 	bl	8002b88 <xTaskPriorityDisinherit>
 8001d3a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	609a      	str	r2, [r3, #8]
 8001d42:	e043      	b.n	8001dcc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d119      	bne.n	8001d7e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	6858      	ldr	r0, [r3, #4]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	461a      	mov	r2, r3
 8001d54:	68b9      	ldr	r1, [r7, #8]
 8001d56:	f001 fcad 	bl	80036b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	685a      	ldr	r2, [r3, #4]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d62:	441a      	add	r2, r3
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	685a      	ldr	r2, [r3, #4]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d32b      	bcc.n	8001dcc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	605a      	str	r2, [r3, #4]
 8001d7c:	e026      	b.n	8001dcc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	68d8      	ldr	r0, [r3, #12]
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	461a      	mov	r2, r3
 8001d88:	68b9      	ldr	r1, [r7, #8]
 8001d8a:	f001 fc93 	bl	80036b4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	68da      	ldr	r2, [r3, #12]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	425b      	negs	r3, r3
 8001d98:	441a      	add	r2, r3
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	68da      	ldr	r2, [r3, #12]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d207      	bcs.n	8001dba <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	689a      	ldr	r2, [r3, #8]
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	425b      	negs	r3, r3
 8001db4:	441a      	add	r2, r3
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d105      	bne.n	8001dcc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d002      	beq.n	8001dcc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	3b01      	subs	r3, #1
 8001dca:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	1c5a      	adds	r2, r3, #1
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8001dd4:	697b      	ldr	r3, [r7, #20]
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3718      	adds	r7, #24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b084      	sub	sp, #16
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001de6:	f001 f989 	bl	80030fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001df0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001df2:	e011      	b.n	8001e18 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d012      	beq.n	8001e22 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	3324      	adds	r3, #36	; 0x24
 8001e00:	4618      	mov	r0, r3
 8001e02:	f000 fc6d 	bl	80026e0 <xTaskRemoveFromEventList>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8001e0c:	f000 fd40 	bl	8002890 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001e10:	7bfb      	ldrb	r3, [r7, #15]
 8001e12:	3b01      	subs	r3, #1
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001e18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	dce9      	bgt.n	8001df4 <prvUnlockQueue+0x16>
 8001e20:	e000      	b.n	8001e24 <prvUnlockQueue+0x46>
					break;
 8001e22:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	22ff      	movs	r2, #255	; 0xff
 8001e28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8001e2c:	f001 f994 	bl	8003158 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001e30:	f001 f964 	bl	80030fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001e3a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001e3c:	e011      	b.n	8001e62 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	691b      	ldr	r3, [r3, #16]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d012      	beq.n	8001e6c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	3310      	adds	r3, #16
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f000 fc48 	bl	80026e0 <xTaskRemoveFromEventList>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8001e56:	f000 fd1b 	bl	8002890 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001e5a:	7bbb      	ldrb	r3, [r7, #14]
 8001e5c:	3b01      	subs	r3, #1
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001e62:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	dce9      	bgt.n	8001e3e <prvUnlockQueue+0x60>
 8001e6a:	e000      	b.n	8001e6e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8001e6c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	22ff      	movs	r2, #255	; 0xff
 8001e72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8001e76:	f001 f96f 	bl	8003158 <vPortExitCritical>
}
 8001e7a:	bf00      	nop
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b084      	sub	sp, #16
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001e8a:	f001 f937 	bl	80030fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d102      	bne.n	8001e9c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8001e96:	2301      	movs	r3, #1
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	e001      	b.n	8001ea0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001ea0:	f001 f95a 	bl	8003158 <vPortExitCritical>

	return xReturn;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b084      	sub	sp, #16
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001eb6:	f001 f921 	bl	80030fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d102      	bne.n	8001ecc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	e001      	b.n	8001ed0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001ed0:	f001 f942 	bl	8003158 <vPortExitCritical>

	return xReturn;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3710      	adds	r7, #16
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b08e      	sub	sp, #56	; 0x38
 8001ee2:	af04      	add	r7, sp, #16
 8001ee4:	60f8      	str	r0, [r7, #12]
 8001ee6:	60b9      	str	r1, [r7, #8]
 8001ee8:	607a      	str	r2, [r7, #4]
 8001eea:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001eec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d109      	bne.n	8001f06 <xTaskCreateStatic+0x28>
 8001ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ef6:	f383 8811 	msr	BASEPRI, r3
 8001efa:	f3bf 8f6f 	isb	sy
 8001efe:	f3bf 8f4f 	dsb	sy
 8001f02:	623b      	str	r3, [r7, #32]
 8001f04:	e7fe      	b.n	8001f04 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8001f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d109      	bne.n	8001f20 <xTaskCreateStatic+0x42>
 8001f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f10:	f383 8811 	msr	BASEPRI, r3
 8001f14:	f3bf 8f6f 	isb	sy
 8001f18:	f3bf 8f4f 	dsb	sy
 8001f1c:	61fb      	str	r3, [r7, #28]
 8001f1e:	e7fe      	b.n	8001f1e <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8001f20:	2354      	movs	r3, #84	; 0x54
 8001f22:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	2b54      	cmp	r3, #84	; 0x54
 8001f28:	d009      	beq.n	8001f3e <xTaskCreateStatic+0x60>
 8001f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f2e:	f383 8811 	msr	BASEPRI, r3
 8001f32:	f3bf 8f6f 	isb	sy
 8001f36:	f3bf 8f4f 	dsb	sy
 8001f3a:	61bb      	str	r3, [r7, #24]
 8001f3c:	e7fe      	b.n	8001f3c <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8001f3e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d01e      	beq.n	8001f84 <xTaskCreateStatic+0xa6>
 8001f46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d01b      	beq.n	8001f84 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f4e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f54:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f58:	2202      	movs	r2, #2
 8001f5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001f5e:	2300      	movs	r3, #0
 8001f60:	9303      	str	r3, [sp, #12]
 8001f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f64:	9302      	str	r3, [sp, #8]
 8001f66:	f107 0314 	add.w	r3, r7, #20
 8001f6a:	9301      	str	r3, [sp, #4]
 8001f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f6e:	9300      	str	r3, [sp, #0]
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	68b9      	ldr	r1, [r7, #8]
 8001f76:	68f8      	ldr	r0, [r7, #12]
 8001f78:	f000 f850 	bl	800201c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001f7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f7e:	f000 f8d3 	bl	8002128 <prvAddNewTaskToReadyList>
 8001f82:	e001      	b.n	8001f88 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8001f88:	697b      	ldr	r3, [r7, #20]
	}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3728      	adds	r7, #40	; 0x28
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b08c      	sub	sp, #48	; 0x30
 8001f96:	af04      	add	r7, sp, #16
 8001f98:	60f8      	str	r0, [r7, #12]
 8001f9a:	60b9      	str	r1, [r7, #8]
 8001f9c:	603b      	str	r3, [r7, #0]
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001fa2:	88fb      	ldrh	r3, [r7, #6]
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f001 f984 	bl	80032b4 <pvPortMalloc>
 8001fac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d00e      	beq.n	8001fd2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001fb4:	2054      	movs	r0, #84	; 0x54
 8001fb6:	f001 f97d 	bl	80032b4 <pvPortMalloc>
 8001fba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d003      	beq.n	8001fca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	697a      	ldr	r2, [r7, #20]
 8001fc6:	631a      	str	r2, [r3, #48]	; 0x30
 8001fc8:	e005      	b.n	8001fd6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001fca:	6978      	ldr	r0, [r7, #20]
 8001fcc:	f001 fa34 	bl	8003438 <vPortFree>
 8001fd0:	e001      	b.n	8001fd6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d017      	beq.n	800200c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001fe4:	88fa      	ldrh	r2, [r7, #6]
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	9303      	str	r3, [sp, #12]
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	9302      	str	r3, [sp, #8]
 8001fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ff0:	9301      	str	r3, [sp, #4]
 8001ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ff4:	9300      	str	r3, [sp, #0]
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	68b9      	ldr	r1, [r7, #8]
 8001ffa:	68f8      	ldr	r0, [r7, #12]
 8001ffc:	f000 f80e 	bl	800201c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002000:	69f8      	ldr	r0, [r7, #28]
 8002002:	f000 f891 	bl	8002128 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002006:	2301      	movs	r3, #1
 8002008:	61bb      	str	r3, [r7, #24]
 800200a:	e002      	b.n	8002012 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800200c:	f04f 33ff 	mov.w	r3, #4294967295
 8002010:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002012:	69bb      	ldr	r3, [r7, #24]
	}
 8002014:	4618      	mov	r0, r3
 8002016:	3720      	adds	r7, #32
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b088      	sub	sp, #32
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	607a      	str	r2, [r7, #4]
 8002028:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800202a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800202c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002034:	3b01      	subs	r3, #1
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	f023 0307 	bic.w	r3, r3, #7
 8002042:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	f003 0307 	and.w	r3, r3, #7
 800204a:	2b00      	cmp	r3, #0
 800204c:	d009      	beq.n	8002062 <prvInitialiseNewTask+0x46>
 800204e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002052:	f383 8811 	msr	BASEPRI, r3
 8002056:	f3bf 8f6f 	isb	sy
 800205a:	f3bf 8f4f 	dsb	sy
 800205e:	617b      	str	r3, [r7, #20]
 8002060:	e7fe      	b.n	8002060 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d01f      	beq.n	80020a8 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002068:	2300      	movs	r3, #0
 800206a:	61fb      	str	r3, [r7, #28]
 800206c:	e012      	b.n	8002094 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800206e:	68ba      	ldr	r2, [r7, #8]
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	4413      	add	r3, r2
 8002074:	7819      	ldrb	r1, [r3, #0]
 8002076:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	4413      	add	r3, r2
 800207c:	3334      	adds	r3, #52	; 0x34
 800207e:	460a      	mov	r2, r1
 8002080:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002082:	68ba      	ldr	r2, [r7, #8]
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	4413      	add	r3, r2
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d006      	beq.n	800209c <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	3301      	adds	r3, #1
 8002092:	61fb      	str	r3, [r7, #28]
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	2b0f      	cmp	r3, #15
 8002098:	d9e9      	bls.n	800206e <prvInitialiseNewTask+0x52>
 800209a:	e000      	b.n	800209e <prvInitialiseNewTask+0x82>
			{
				break;
 800209c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800209e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80020a6:	e003      	b.n	80020b0 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80020a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80020b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020b2:	2b06      	cmp	r3, #6
 80020b4:	d901      	bls.n	80020ba <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80020b6:	2306      	movs	r3, #6
 80020b8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80020ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80020be:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80020c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80020c4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80020c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020c8:	2200      	movs	r2, #0
 80020ca:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80020cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ce:	3304      	adds	r3, #4
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff fa57 	bl	8001584 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80020d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020d8:	3318      	adds	r3, #24
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff fa52 	bl	8001584 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80020e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80020e4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80020e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020e8:	f1c3 0207 	rsb	r2, r3, #7
 80020ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80020f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80020f4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80020f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020f8:	2200      	movs	r2, #0
 80020fa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80020fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	68f9      	ldr	r1, [r7, #12]
 8002108:	69b8      	ldr	r0, [r7, #24]
 800210a:	f000 fed3 	bl	8002eb4 <pxPortInitialiseStack>
 800210e:	4602      	mov	r2, r0
 8002110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002112:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002116:	2b00      	cmp	r3, #0
 8002118:	d002      	beq.n	8002120 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800211a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800211c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800211e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002120:	bf00      	nop
 8002122:	3720      	adds	r7, #32
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002130:	f000 ffe4 	bl	80030fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002134:	4b2a      	ldr	r3, [pc, #168]	; (80021e0 <prvAddNewTaskToReadyList+0xb8>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	3301      	adds	r3, #1
 800213a:	4a29      	ldr	r2, [pc, #164]	; (80021e0 <prvAddNewTaskToReadyList+0xb8>)
 800213c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800213e:	4b29      	ldr	r3, [pc, #164]	; (80021e4 <prvAddNewTaskToReadyList+0xbc>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d109      	bne.n	800215a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002146:	4a27      	ldr	r2, [pc, #156]	; (80021e4 <prvAddNewTaskToReadyList+0xbc>)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800214c:	4b24      	ldr	r3, [pc, #144]	; (80021e0 <prvAddNewTaskToReadyList+0xb8>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d110      	bne.n	8002176 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002154:	f000 fbc0 	bl	80028d8 <prvInitialiseTaskLists>
 8002158:	e00d      	b.n	8002176 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800215a:	4b23      	ldr	r3, [pc, #140]	; (80021e8 <prvAddNewTaskToReadyList+0xc0>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d109      	bne.n	8002176 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002162:	4b20      	ldr	r3, [pc, #128]	; (80021e4 <prvAddNewTaskToReadyList+0xbc>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800216c:	429a      	cmp	r2, r3
 800216e:	d802      	bhi.n	8002176 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002170:	4a1c      	ldr	r2, [pc, #112]	; (80021e4 <prvAddNewTaskToReadyList+0xbc>)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002176:	4b1d      	ldr	r3, [pc, #116]	; (80021ec <prvAddNewTaskToReadyList+0xc4>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	3301      	adds	r3, #1
 800217c:	4a1b      	ldr	r2, [pc, #108]	; (80021ec <prvAddNewTaskToReadyList+0xc4>)
 800217e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002184:	2201      	movs	r2, #1
 8002186:	409a      	lsls	r2, r3
 8002188:	4b19      	ldr	r3, [pc, #100]	; (80021f0 <prvAddNewTaskToReadyList+0xc8>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4313      	orrs	r3, r2
 800218e:	4a18      	ldr	r2, [pc, #96]	; (80021f0 <prvAddNewTaskToReadyList+0xc8>)
 8002190:	6013      	str	r3, [r2, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002196:	4613      	mov	r3, r2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	4413      	add	r3, r2
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	4a15      	ldr	r2, [pc, #84]	; (80021f4 <prvAddNewTaskToReadyList+0xcc>)
 80021a0:	441a      	add	r2, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	3304      	adds	r3, #4
 80021a6:	4619      	mov	r1, r3
 80021a8:	4610      	mov	r0, r2
 80021aa:	f7ff f9f8 	bl	800159e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80021ae:	f000 ffd3 	bl	8003158 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80021b2:	4b0d      	ldr	r3, [pc, #52]	; (80021e8 <prvAddNewTaskToReadyList+0xc0>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d00e      	beq.n	80021d8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80021ba:	4b0a      	ldr	r3, [pc, #40]	; (80021e4 <prvAddNewTaskToReadyList+0xbc>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d207      	bcs.n	80021d8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80021c8:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <prvAddNewTaskToReadyList+0xd0>)
 80021ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	f3bf 8f4f 	dsb	sy
 80021d4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80021d8:	bf00      	nop
 80021da:	3708      	adds	r7, #8
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	200003e8 	.word	0x200003e8
 80021e4:	200002e8 	.word	0x200002e8
 80021e8:	200003f4 	.word	0x200003f4
 80021ec:	20000404 	.word	0x20000404
 80021f0:	200003f0 	.word	0x200003f0
 80021f4:	200002ec 	.word	0x200002ec
 80021f8:	e000ed04 	.word	0xe000ed04

080021fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002204:	2300      	movs	r3, #0
 8002206:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d016      	beq.n	800223c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800220e:	4b13      	ldr	r3, [pc, #76]	; (800225c <vTaskDelay+0x60>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d009      	beq.n	800222a <vTaskDelay+0x2e>
 8002216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800221a:	f383 8811 	msr	BASEPRI, r3
 800221e:	f3bf 8f6f 	isb	sy
 8002222:	f3bf 8f4f 	dsb	sy
 8002226:	60bb      	str	r3, [r7, #8]
 8002228:	e7fe      	b.n	8002228 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800222a:	f000 f879 	bl	8002320 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800222e:	2100      	movs	r1, #0
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f000 fdd9 	bl	8002de8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002236:	f000 f881 	bl	800233c <xTaskResumeAll>
 800223a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d107      	bne.n	8002252 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8002242:	4b07      	ldr	r3, [pc, #28]	; (8002260 <vTaskDelay+0x64>)
 8002244:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	f3bf 8f4f 	dsb	sy
 800224e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002252:	bf00      	nop
 8002254:	3710      	adds	r7, #16
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	20000410 	.word	0x20000410
 8002260:	e000ed04 	.word	0xe000ed04

08002264 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b08a      	sub	sp, #40	; 0x28
 8002268:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800226a:	2300      	movs	r3, #0
 800226c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800226e:	2300      	movs	r3, #0
 8002270:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002272:	463a      	mov	r2, r7
 8002274:	1d39      	adds	r1, r7, #4
 8002276:	f107 0308 	add.w	r3, r7, #8
 800227a:	4618      	mov	r0, r3
 800227c:	f7fe f978 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002280:	6839      	ldr	r1, [r7, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	68ba      	ldr	r2, [r7, #8]
 8002286:	9202      	str	r2, [sp, #8]
 8002288:	9301      	str	r3, [sp, #4]
 800228a:	2300      	movs	r3, #0
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	2300      	movs	r3, #0
 8002290:	460a      	mov	r2, r1
 8002292:	491d      	ldr	r1, [pc, #116]	; (8002308 <vTaskStartScheduler+0xa4>)
 8002294:	481d      	ldr	r0, [pc, #116]	; (800230c <vTaskStartScheduler+0xa8>)
 8002296:	f7ff fe22 	bl	8001ede <xTaskCreateStatic>
 800229a:	4602      	mov	r2, r0
 800229c:	4b1c      	ldr	r3, [pc, #112]	; (8002310 <vTaskStartScheduler+0xac>)
 800229e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80022a0:	4b1b      	ldr	r3, [pc, #108]	; (8002310 <vTaskStartScheduler+0xac>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d002      	beq.n	80022ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80022a8:	2301      	movs	r3, #1
 80022aa:	617b      	str	r3, [r7, #20]
 80022ac:	e001      	b.n	80022b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d115      	bne.n	80022e4 <vTaskStartScheduler+0x80>
 80022b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022bc:	f383 8811 	msr	BASEPRI, r3
 80022c0:	f3bf 8f6f 	isb	sy
 80022c4:	f3bf 8f4f 	dsb	sy
 80022c8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80022ca:	4b12      	ldr	r3, [pc, #72]	; (8002314 <vTaskStartScheduler+0xb0>)
 80022cc:	f04f 32ff 	mov.w	r2, #4294967295
 80022d0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80022d2:	4b11      	ldr	r3, [pc, #68]	; (8002318 <vTaskStartScheduler+0xb4>)
 80022d4:	2201      	movs	r2, #1
 80022d6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80022d8:	4b10      	ldr	r3, [pc, #64]	; (800231c <vTaskStartScheduler+0xb8>)
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80022de:	f000 fe6f 	bl	8002fc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80022e2:	e00d      	b.n	8002300 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ea:	d109      	bne.n	8002300 <vTaskStartScheduler+0x9c>
 80022ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022f0:	f383 8811 	msr	BASEPRI, r3
 80022f4:	f3bf 8f6f 	isb	sy
 80022f8:	f3bf 8f4f 	dsb	sy
 80022fc:	60fb      	str	r3, [r7, #12]
 80022fe:	e7fe      	b.n	80022fe <vTaskStartScheduler+0x9a>
}
 8002300:	bf00      	nop
 8002302:	3718      	adds	r7, #24
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	080045c8 	.word	0x080045c8
 800230c:	080028a9 	.word	0x080028a9
 8002310:	2000040c 	.word	0x2000040c
 8002314:	20000408 	.word	0x20000408
 8002318:	200003f4 	.word	0x200003f4
 800231c:	200003ec 	.word	0x200003ec

08002320 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002324:	4b04      	ldr	r3, [pc, #16]	; (8002338 <vTaskSuspendAll+0x18>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	3301      	adds	r3, #1
 800232a:	4a03      	ldr	r2, [pc, #12]	; (8002338 <vTaskSuspendAll+0x18>)
 800232c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800232e:	bf00      	nop
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	20000410 	.word	0x20000410

0800233c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002342:	2300      	movs	r3, #0
 8002344:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002346:	2300      	movs	r3, #0
 8002348:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800234a:	4b41      	ldr	r3, [pc, #260]	; (8002450 <xTaskResumeAll+0x114>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d109      	bne.n	8002366 <xTaskResumeAll+0x2a>
 8002352:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002356:	f383 8811 	msr	BASEPRI, r3
 800235a:	f3bf 8f6f 	isb	sy
 800235e:	f3bf 8f4f 	dsb	sy
 8002362:	603b      	str	r3, [r7, #0]
 8002364:	e7fe      	b.n	8002364 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002366:	f000 fec9 	bl	80030fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800236a:	4b39      	ldr	r3, [pc, #228]	; (8002450 <xTaskResumeAll+0x114>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	3b01      	subs	r3, #1
 8002370:	4a37      	ldr	r2, [pc, #220]	; (8002450 <xTaskResumeAll+0x114>)
 8002372:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002374:	4b36      	ldr	r3, [pc, #216]	; (8002450 <xTaskResumeAll+0x114>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d161      	bne.n	8002440 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800237c:	4b35      	ldr	r3, [pc, #212]	; (8002454 <xTaskResumeAll+0x118>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d05d      	beq.n	8002440 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002384:	e02e      	b.n	80023e4 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002386:	4b34      	ldr	r3, [pc, #208]	; (8002458 <xTaskResumeAll+0x11c>)
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	3318      	adds	r3, #24
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff f960 	bl	8001658 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	3304      	adds	r3, #4
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff f95b 	bl	8001658 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a6:	2201      	movs	r2, #1
 80023a8:	409a      	lsls	r2, r3
 80023aa:	4b2c      	ldr	r3, [pc, #176]	; (800245c <xTaskResumeAll+0x120>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	4a2a      	ldr	r2, [pc, #168]	; (800245c <xTaskResumeAll+0x120>)
 80023b2:	6013      	str	r3, [r2, #0]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023b8:	4613      	mov	r3, r2
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	4413      	add	r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	4a27      	ldr	r2, [pc, #156]	; (8002460 <xTaskResumeAll+0x124>)
 80023c2:	441a      	add	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	3304      	adds	r3, #4
 80023c8:	4619      	mov	r1, r3
 80023ca:	4610      	mov	r0, r2
 80023cc:	f7ff f8e7 	bl	800159e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023d4:	4b23      	ldr	r3, [pc, #140]	; (8002464 <xTaskResumeAll+0x128>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023da:	429a      	cmp	r2, r3
 80023dc:	d302      	bcc.n	80023e4 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80023de:	4b22      	ldr	r3, [pc, #136]	; (8002468 <xTaskResumeAll+0x12c>)
 80023e0:	2201      	movs	r2, #1
 80023e2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80023e4:	4b1c      	ldr	r3, [pc, #112]	; (8002458 <xTaskResumeAll+0x11c>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d1cc      	bne.n	8002386 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80023f2:	f000 fb0b 	bl	8002a0c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80023f6:	4b1d      	ldr	r3, [pc, #116]	; (800246c <xTaskResumeAll+0x130>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d010      	beq.n	8002424 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002402:	f000 f837 	bl	8002474 <xTaskIncrementTick>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d002      	beq.n	8002412 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800240c:	4b16      	ldr	r3, [pc, #88]	; (8002468 <xTaskResumeAll+0x12c>)
 800240e:	2201      	movs	r2, #1
 8002410:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	3b01      	subs	r3, #1
 8002416:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d1f1      	bne.n	8002402 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800241e:	4b13      	ldr	r3, [pc, #76]	; (800246c <xTaskResumeAll+0x130>)
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002424:	4b10      	ldr	r3, [pc, #64]	; (8002468 <xTaskResumeAll+0x12c>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d009      	beq.n	8002440 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800242c:	2301      	movs	r3, #1
 800242e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002430:	4b0f      	ldr	r3, [pc, #60]	; (8002470 <xTaskResumeAll+0x134>)
 8002432:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002436:	601a      	str	r2, [r3, #0]
 8002438:	f3bf 8f4f 	dsb	sy
 800243c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002440:	f000 fe8a 	bl	8003158 <vPortExitCritical>

	return xAlreadyYielded;
 8002444:	68bb      	ldr	r3, [r7, #8]
}
 8002446:	4618      	mov	r0, r3
 8002448:	3710      	adds	r7, #16
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	20000410 	.word	0x20000410
 8002454:	200003e8 	.word	0x200003e8
 8002458:	200003a8 	.word	0x200003a8
 800245c:	200003f0 	.word	0x200003f0
 8002460:	200002ec 	.word	0x200002ec
 8002464:	200002e8 	.word	0x200002e8
 8002468:	200003fc 	.word	0x200003fc
 800246c:	200003f8 	.word	0x200003f8
 8002470:	e000ed04 	.word	0xe000ed04

08002474 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b086      	sub	sp, #24
 8002478:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800247a:	2300      	movs	r3, #0
 800247c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800247e:	4b4e      	ldr	r3, [pc, #312]	; (80025b8 <xTaskIncrementTick+0x144>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2b00      	cmp	r3, #0
 8002484:	f040 8087 	bne.w	8002596 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002488:	4b4c      	ldr	r3, [pc, #304]	; (80025bc <xTaskIncrementTick+0x148>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	3301      	adds	r3, #1
 800248e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002490:	4a4a      	ldr	r2, [pc, #296]	; (80025bc <xTaskIncrementTick+0x148>)
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d11f      	bne.n	80024dc <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800249c:	4b48      	ldr	r3, [pc, #288]	; (80025c0 <xTaskIncrementTick+0x14c>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d009      	beq.n	80024ba <xTaskIncrementTick+0x46>
 80024a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024aa:	f383 8811 	msr	BASEPRI, r3
 80024ae:	f3bf 8f6f 	isb	sy
 80024b2:	f3bf 8f4f 	dsb	sy
 80024b6:	603b      	str	r3, [r7, #0]
 80024b8:	e7fe      	b.n	80024b8 <xTaskIncrementTick+0x44>
 80024ba:	4b41      	ldr	r3, [pc, #260]	; (80025c0 <xTaskIncrementTick+0x14c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	60fb      	str	r3, [r7, #12]
 80024c0:	4b40      	ldr	r3, [pc, #256]	; (80025c4 <xTaskIncrementTick+0x150>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a3e      	ldr	r2, [pc, #248]	; (80025c0 <xTaskIncrementTick+0x14c>)
 80024c6:	6013      	str	r3, [r2, #0]
 80024c8:	4a3e      	ldr	r2, [pc, #248]	; (80025c4 <xTaskIncrementTick+0x150>)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6013      	str	r3, [r2, #0]
 80024ce:	4b3e      	ldr	r3, [pc, #248]	; (80025c8 <xTaskIncrementTick+0x154>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	3301      	adds	r3, #1
 80024d4:	4a3c      	ldr	r2, [pc, #240]	; (80025c8 <xTaskIncrementTick+0x154>)
 80024d6:	6013      	str	r3, [r2, #0]
 80024d8:	f000 fa98 	bl	8002a0c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80024dc:	4b3b      	ldr	r3, [pc, #236]	; (80025cc <xTaskIncrementTick+0x158>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d348      	bcc.n	8002578 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80024e6:	4b36      	ldr	r3, [pc, #216]	; (80025c0 <xTaskIncrementTick+0x14c>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d104      	bne.n	80024fa <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024f0:	4b36      	ldr	r3, [pc, #216]	; (80025cc <xTaskIncrementTick+0x158>)
 80024f2:	f04f 32ff 	mov.w	r2, #4294967295
 80024f6:	601a      	str	r2, [r3, #0]
					break;
 80024f8:	e03e      	b.n	8002578 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80024fa:	4b31      	ldr	r3, [pc, #196]	; (80025c0 <xTaskIncrementTick+0x14c>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	429a      	cmp	r2, r3
 8002510:	d203      	bcs.n	800251a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002512:	4a2e      	ldr	r2, [pc, #184]	; (80025cc <xTaskIncrementTick+0x158>)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002518:	e02e      	b.n	8002578 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	3304      	adds	r3, #4
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff f89a 	bl	8001658 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002528:	2b00      	cmp	r3, #0
 800252a:	d004      	beq.n	8002536 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	3318      	adds	r3, #24
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff f891 	bl	8001658 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800253a:	2201      	movs	r2, #1
 800253c:	409a      	lsls	r2, r3
 800253e:	4b24      	ldr	r3, [pc, #144]	; (80025d0 <xTaskIncrementTick+0x15c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4313      	orrs	r3, r2
 8002544:	4a22      	ldr	r2, [pc, #136]	; (80025d0 <xTaskIncrementTick+0x15c>)
 8002546:	6013      	str	r3, [r2, #0]
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800254c:	4613      	mov	r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	4413      	add	r3, r2
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	4a1f      	ldr	r2, [pc, #124]	; (80025d4 <xTaskIncrementTick+0x160>)
 8002556:	441a      	add	r2, r3
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	3304      	adds	r3, #4
 800255c:	4619      	mov	r1, r3
 800255e:	4610      	mov	r0, r2
 8002560:	f7ff f81d 	bl	800159e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002568:	4b1b      	ldr	r3, [pc, #108]	; (80025d8 <xTaskIncrementTick+0x164>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256e:	429a      	cmp	r2, r3
 8002570:	d3b9      	bcc.n	80024e6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8002572:	2301      	movs	r3, #1
 8002574:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002576:	e7b6      	b.n	80024e6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002578:	4b17      	ldr	r3, [pc, #92]	; (80025d8 <xTaskIncrementTick+0x164>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800257e:	4915      	ldr	r1, [pc, #84]	; (80025d4 <xTaskIncrementTick+0x160>)
 8002580:	4613      	mov	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	4413      	add	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	440b      	add	r3, r1
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d907      	bls.n	80025a0 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8002590:	2301      	movs	r3, #1
 8002592:	617b      	str	r3, [r7, #20]
 8002594:	e004      	b.n	80025a0 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002596:	4b11      	ldr	r3, [pc, #68]	; (80025dc <xTaskIncrementTick+0x168>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	3301      	adds	r3, #1
 800259c:	4a0f      	ldr	r2, [pc, #60]	; (80025dc <xTaskIncrementTick+0x168>)
 800259e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80025a0:	4b0f      	ldr	r3, [pc, #60]	; (80025e0 <xTaskIncrementTick+0x16c>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 80025a8:	2301      	movs	r3, #1
 80025aa:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80025ac:	697b      	ldr	r3, [r7, #20]
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3718      	adds	r7, #24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000410 	.word	0x20000410
 80025bc:	200003ec 	.word	0x200003ec
 80025c0:	200003a0 	.word	0x200003a0
 80025c4:	200003a4 	.word	0x200003a4
 80025c8:	20000400 	.word	0x20000400
 80025cc:	20000408 	.word	0x20000408
 80025d0:	200003f0 	.word	0x200003f0
 80025d4:	200002ec 	.word	0x200002ec
 80025d8:	200002e8 	.word	0x200002e8
 80025dc:	200003f8 	.word	0x200003f8
 80025e0:	200003fc 	.word	0x200003fc

080025e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80025e4:	b480      	push	{r7}
 80025e6:	b087      	sub	sp, #28
 80025e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80025ea:	4b26      	ldr	r3, [pc, #152]	; (8002684 <vTaskSwitchContext+0xa0>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d003      	beq.n	80025fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80025f2:	4b25      	ldr	r3, [pc, #148]	; (8002688 <vTaskSwitchContext+0xa4>)
 80025f4:	2201      	movs	r2, #1
 80025f6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80025f8:	e03e      	b.n	8002678 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80025fa:	4b23      	ldr	r3, [pc, #140]	; (8002688 <vTaskSwitchContext+0xa4>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002600:	4b22      	ldr	r3, [pc, #136]	; (800268c <vTaskSwitchContext+0xa8>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	fab3 f383 	clz	r3, r3
 800260c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800260e:	7afb      	ldrb	r3, [r7, #11]
 8002610:	f1c3 031f 	rsb	r3, r3, #31
 8002614:	617b      	str	r3, [r7, #20]
 8002616:	491e      	ldr	r1, [pc, #120]	; (8002690 <vTaskSwitchContext+0xac>)
 8002618:	697a      	ldr	r2, [r7, #20]
 800261a:	4613      	mov	r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	4413      	add	r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	440b      	add	r3, r1
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d109      	bne.n	800263e <vTaskSwitchContext+0x5a>
	__asm volatile
 800262a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800262e:	f383 8811 	msr	BASEPRI, r3
 8002632:	f3bf 8f6f 	isb	sy
 8002636:	f3bf 8f4f 	dsb	sy
 800263a:	607b      	str	r3, [r7, #4]
 800263c:	e7fe      	b.n	800263c <vTaskSwitchContext+0x58>
 800263e:	697a      	ldr	r2, [r7, #20]
 8002640:	4613      	mov	r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4413      	add	r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	4a11      	ldr	r2, [pc, #68]	; (8002690 <vTaskSwitchContext+0xac>)
 800264a:	4413      	add	r3, r2
 800264c:	613b      	str	r3, [r7, #16]
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	605a      	str	r2, [r3, #4]
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	685a      	ldr	r2, [r3, #4]
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	3308      	adds	r3, #8
 8002660:	429a      	cmp	r2, r3
 8002662:	d104      	bne.n	800266e <vTaskSwitchContext+0x8a>
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	605a      	str	r2, [r3, #4]
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	4a07      	ldr	r2, [pc, #28]	; (8002694 <vTaskSwitchContext+0xb0>)
 8002676:	6013      	str	r3, [r2, #0]
}
 8002678:	bf00      	nop
 800267a:	371c      	adds	r7, #28
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr
 8002684:	20000410 	.word	0x20000410
 8002688:	200003fc 	.word	0x200003fc
 800268c:	200003f0 	.word	0x200003f0
 8002690:	200002ec 	.word	0x200002ec
 8002694:	200002e8 	.word	0x200002e8

08002698 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d109      	bne.n	80026bc <vTaskPlaceOnEventList+0x24>
 80026a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ac:	f383 8811 	msr	BASEPRI, r3
 80026b0:	f3bf 8f6f 	isb	sy
 80026b4:	f3bf 8f4f 	dsb	sy
 80026b8:	60fb      	str	r3, [r7, #12]
 80026ba:	e7fe      	b.n	80026ba <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80026bc:	4b07      	ldr	r3, [pc, #28]	; (80026dc <vTaskPlaceOnEventList+0x44>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	3318      	adds	r3, #24
 80026c2:	4619      	mov	r1, r3
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	f7fe ff8e 	bl	80015e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80026ca:	2101      	movs	r1, #1
 80026cc:	6838      	ldr	r0, [r7, #0]
 80026ce:	f000 fb8b 	bl	8002de8 <prvAddCurrentTaskToDelayedList>
}
 80026d2:	bf00      	nop
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	200002e8 	.word	0x200002e8

080026e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d109      	bne.n	800270a <xTaskRemoveFromEventList+0x2a>
 80026f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026fa:	f383 8811 	msr	BASEPRI, r3
 80026fe:	f3bf 8f6f 	isb	sy
 8002702:	f3bf 8f4f 	dsb	sy
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	e7fe      	b.n	8002708 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	3318      	adds	r3, #24
 800270e:	4618      	mov	r0, r3
 8002710:	f7fe ffa2 	bl	8001658 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002714:	4b1d      	ldr	r3, [pc, #116]	; (800278c <xTaskRemoveFromEventList+0xac>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d11c      	bne.n	8002756 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	3304      	adds	r3, #4
 8002720:	4618      	mov	r0, r3
 8002722:	f7fe ff99 	bl	8001658 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272a:	2201      	movs	r2, #1
 800272c:	409a      	lsls	r2, r3
 800272e:	4b18      	ldr	r3, [pc, #96]	; (8002790 <xTaskRemoveFromEventList+0xb0>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4313      	orrs	r3, r2
 8002734:	4a16      	ldr	r2, [pc, #88]	; (8002790 <xTaskRemoveFromEventList+0xb0>)
 8002736:	6013      	str	r3, [r2, #0]
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800273c:	4613      	mov	r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	4413      	add	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4a13      	ldr	r2, [pc, #76]	; (8002794 <xTaskRemoveFromEventList+0xb4>)
 8002746:	441a      	add	r2, r3
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	3304      	adds	r3, #4
 800274c:	4619      	mov	r1, r3
 800274e:	4610      	mov	r0, r2
 8002750:	f7fe ff25 	bl	800159e <vListInsertEnd>
 8002754:	e005      	b.n	8002762 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	3318      	adds	r3, #24
 800275a:	4619      	mov	r1, r3
 800275c:	480e      	ldr	r0, [pc, #56]	; (8002798 <xTaskRemoveFromEventList+0xb8>)
 800275e:	f7fe ff1e 	bl	800159e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002766:	4b0d      	ldr	r3, [pc, #52]	; (800279c <xTaskRemoveFromEventList+0xbc>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800276c:	429a      	cmp	r2, r3
 800276e:	d905      	bls.n	800277c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002770:	2301      	movs	r3, #1
 8002772:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002774:	4b0a      	ldr	r3, [pc, #40]	; (80027a0 <xTaskRemoveFromEventList+0xc0>)
 8002776:	2201      	movs	r2, #1
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	e001      	b.n	8002780 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800277c:	2300      	movs	r3, #0
 800277e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002780:	697b      	ldr	r3, [r7, #20]
}
 8002782:	4618      	mov	r0, r3
 8002784:	3718      	adds	r7, #24
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	20000410 	.word	0x20000410
 8002790:	200003f0 	.word	0x200003f0
 8002794:	200002ec 	.word	0x200002ec
 8002798:	200003a8 	.word	0x200003a8
 800279c:	200002e8 	.word	0x200002e8
 80027a0:	200003fc 	.word	0x200003fc

080027a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80027ac:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <vTaskInternalSetTimeOutState+0x24>)
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80027b4:	4b05      	ldr	r3, [pc, #20]	; (80027cc <vTaskInternalSetTimeOutState+0x28>)
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	605a      	str	r2, [r3, #4]
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr
 80027c8:	20000400 	.word	0x20000400
 80027cc:	200003ec 	.word	0x200003ec

080027d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b088      	sub	sp, #32
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d109      	bne.n	80027f4 <xTaskCheckForTimeOut+0x24>
 80027e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027e4:	f383 8811 	msr	BASEPRI, r3
 80027e8:	f3bf 8f6f 	isb	sy
 80027ec:	f3bf 8f4f 	dsb	sy
 80027f0:	613b      	str	r3, [r7, #16]
 80027f2:	e7fe      	b.n	80027f2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d109      	bne.n	800280e <xTaskCheckForTimeOut+0x3e>
 80027fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027fe:	f383 8811 	msr	BASEPRI, r3
 8002802:	f3bf 8f6f 	isb	sy
 8002806:	f3bf 8f4f 	dsb	sy
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	e7fe      	b.n	800280c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800280e:	f000 fc75 	bl	80030fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002812:	4b1d      	ldr	r3, [pc, #116]	; (8002888 <xTaskCheckForTimeOut+0xb8>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800282a:	d102      	bne.n	8002832 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800282c:	2300      	movs	r3, #0
 800282e:	61fb      	str	r3, [r7, #28]
 8002830:	e023      	b.n	800287a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	4b15      	ldr	r3, [pc, #84]	; (800288c <xTaskCheckForTimeOut+0xbc>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	429a      	cmp	r2, r3
 800283c:	d007      	beq.n	800284e <xTaskCheckForTimeOut+0x7e>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	429a      	cmp	r2, r3
 8002846:	d302      	bcc.n	800284e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002848:	2301      	movs	r3, #1
 800284a:	61fb      	str	r3, [r7, #28]
 800284c:	e015      	b.n	800287a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	697a      	ldr	r2, [r7, #20]
 8002854:	429a      	cmp	r2, r3
 8002856:	d20b      	bcs.n	8002870 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	1ad2      	subs	r2, r2, r3
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f7ff ff9d 	bl	80027a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800286a:	2300      	movs	r3, #0
 800286c:	61fb      	str	r3, [r7, #28]
 800286e:	e004      	b.n	800287a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002876:	2301      	movs	r3, #1
 8002878:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800287a:	f000 fc6d 	bl	8003158 <vPortExitCritical>

	return xReturn;
 800287e:	69fb      	ldr	r3, [r7, #28]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3720      	adds	r7, #32
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	200003ec 	.word	0x200003ec
 800288c:	20000400 	.word	0x20000400

08002890 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002894:	4b03      	ldr	r3, [pc, #12]	; (80028a4 <vTaskMissedYield+0x14>)
 8002896:	2201      	movs	r2, #1
 8002898:	601a      	str	r2, [r3, #0]
}
 800289a:	bf00      	nop
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	200003fc 	.word	0x200003fc

080028a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80028b0:	f000 f852 	bl	8002958 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80028b4:	4b06      	ldr	r3, [pc, #24]	; (80028d0 <prvIdleTask+0x28>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d9f9      	bls.n	80028b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80028bc:	4b05      	ldr	r3, [pc, #20]	; (80028d4 <prvIdleTask+0x2c>)
 80028be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028c2:	601a      	str	r2, [r3, #0]
 80028c4:	f3bf 8f4f 	dsb	sy
 80028c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80028cc:	e7f0      	b.n	80028b0 <prvIdleTask+0x8>
 80028ce:	bf00      	nop
 80028d0:	200002ec 	.word	0x200002ec
 80028d4:	e000ed04 	.word	0xe000ed04

080028d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80028de:	2300      	movs	r3, #0
 80028e0:	607b      	str	r3, [r7, #4]
 80028e2:	e00c      	b.n	80028fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	4613      	mov	r3, r2
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	4413      	add	r3, r2
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	4a12      	ldr	r2, [pc, #72]	; (8002938 <prvInitialiseTaskLists+0x60>)
 80028f0:	4413      	add	r3, r2
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7fe fe26 	bl	8001544 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3301      	adds	r3, #1
 80028fc:	607b      	str	r3, [r7, #4]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b06      	cmp	r3, #6
 8002902:	d9ef      	bls.n	80028e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002904:	480d      	ldr	r0, [pc, #52]	; (800293c <prvInitialiseTaskLists+0x64>)
 8002906:	f7fe fe1d 	bl	8001544 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800290a:	480d      	ldr	r0, [pc, #52]	; (8002940 <prvInitialiseTaskLists+0x68>)
 800290c:	f7fe fe1a 	bl	8001544 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002910:	480c      	ldr	r0, [pc, #48]	; (8002944 <prvInitialiseTaskLists+0x6c>)
 8002912:	f7fe fe17 	bl	8001544 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002916:	480c      	ldr	r0, [pc, #48]	; (8002948 <prvInitialiseTaskLists+0x70>)
 8002918:	f7fe fe14 	bl	8001544 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800291c:	480b      	ldr	r0, [pc, #44]	; (800294c <prvInitialiseTaskLists+0x74>)
 800291e:	f7fe fe11 	bl	8001544 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002922:	4b0b      	ldr	r3, [pc, #44]	; (8002950 <prvInitialiseTaskLists+0x78>)
 8002924:	4a05      	ldr	r2, [pc, #20]	; (800293c <prvInitialiseTaskLists+0x64>)
 8002926:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002928:	4b0a      	ldr	r3, [pc, #40]	; (8002954 <prvInitialiseTaskLists+0x7c>)
 800292a:	4a05      	ldr	r2, [pc, #20]	; (8002940 <prvInitialiseTaskLists+0x68>)
 800292c:	601a      	str	r2, [r3, #0]
}
 800292e:	bf00      	nop
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	200002ec 	.word	0x200002ec
 800293c:	20000378 	.word	0x20000378
 8002940:	2000038c 	.word	0x2000038c
 8002944:	200003a8 	.word	0x200003a8
 8002948:	200003bc 	.word	0x200003bc
 800294c:	200003d4 	.word	0x200003d4
 8002950:	200003a0 	.word	0x200003a0
 8002954:	200003a4 	.word	0x200003a4

08002958 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800295e:	e019      	b.n	8002994 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002960:	f000 fbcc 	bl	80030fc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002964:	4b0f      	ldr	r3, [pc, #60]	; (80029a4 <prvCheckTasksWaitingTermination+0x4c>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3304      	adds	r3, #4
 8002970:	4618      	mov	r0, r3
 8002972:	f7fe fe71 	bl	8001658 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002976:	4b0c      	ldr	r3, [pc, #48]	; (80029a8 <prvCheckTasksWaitingTermination+0x50>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	3b01      	subs	r3, #1
 800297c:	4a0a      	ldr	r2, [pc, #40]	; (80029a8 <prvCheckTasksWaitingTermination+0x50>)
 800297e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002980:	4b0a      	ldr	r3, [pc, #40]	; (80029ac <prvCheckTasksWaitingTermination+0x54>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	3b01      	subs	r3, #1
 8002986:	4a09      	ldr	r2, [pc, #36]	; (80029ac <prvCheckTasksWaitingTermination+0x54>)
 8002988:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800298a:	f000 fbe5 	bl	8003158 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 f80e 	bl	80029b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002994:	4b05      	ldr	r3, [pc, #20]	; (80029ac <prvCheckTasksWaitingTermination+0x54>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d1e1      	bne.n	8002960 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800299c:	bf00      	nop
 800299e:	3708      	adds	r7, #8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	200003bc 	.word	0x200003bc
 80029a8:	200003e8 	.word	0x200003e8
 80029ac:	200003d0 	.word	0x200003d0

080029b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d108      	bne.n	80029d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c6:	4618      	mov	r0, r3
 80029c8:	f000 fd36 	bl	8003438 <vPortFree>
				vPortFree( pxTCB );
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 fd33 	bl	8003438 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80029d2:	e017      	b.n	8002a04 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d103      	bne.n	80029e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 fd2a 	bl	8003438 <vPortFree>
	}
 80029e4:	e00e      	b.n	8002a04 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d009      	beq.n	8002a04 <prvDeleteTCB+0x54>
 80029f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029f4:	f383 8811 	msr	BASEPRI, r3
 80029f8:	f3bf 8f6f 	isb	sy
 80029fc:	f3bf 8f4f 	dsb	sy
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	e7fe      	b.n	8002a02 <prvDeleteTCB+0x52>
	}
 8002a04:	bf00      	nop
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a12:	4b0c      	ldr	r3, [pc, #48]	; (8002a44 <prvResetNextTaskUnblockTime+0x38>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d104      	bne.n	8002a26 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002a1c:	4b0a      	ldr	r3, [pc, #40]	; (8002a48 <prvResetNextTaskUnblockTime+0x3c>)
 8002a1e:	f04f 32ff 	mov.w	r2, #4294967295
 8002a22:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002a24:	e008      	b.n	8002a38 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a26:	4b07      	ldr	r3, [pc, #28]	; (8002a44 <prvResetNextTaskUnblockTime+0x38>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	4a04      	ldr	r2, [pc, #16]	; (8002a48 <prvResetNextTaskUnblockTime+0x3c>)
 8002a36:	6013      	str	r3, [r2, #0]
}
 8002a38:	bf00      	nop
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	200003a0 	.word	0x200003a0
 8002a48:	20000408 	.word	0x20000408

08002a4c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002a52:	4b0b      	ldr	r3, [pc, #44]	; (8002a80 <xTaskGetSchedulerState+0x34>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d102      	bne.n	8002a60 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	607b      	str	r3, [r7, #4]
 8002a5e:	e008      	b.n	8002a72 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a60:	4b08      	ldr	r3, [pc, #32]	; (8002a84 <xTaskGetSchedulerState+0x38>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d102      	bne.n	8002a6e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002a68:	2302      	movs	r3, #2
 8002a6a:	607b      	str	r3, [r7, #4]
 8002a6c:	e001      	b.n	8002a72 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002a72:	687b      	ldr	r3, [r7, #4]
	}
 8002a74:	4618      	mov	r0, r3
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr
 8002a80:	200003f4 	.word	0x200003f4
 8002a84:	20000410 	.word	0x20000410

08002a88 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8002a94:	2300      	movs	r3, #0
 8002a96:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d069      	beq.n	8002b72 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002aa2:	4b36      	ldr	r3, [pc, #216]	; (8002b7c <xTaskPriorityInherit+0xf4>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d259      	bcs.n	8002b60 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	699b      	ldr	r3, [r3, #24]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	db06      	blt.n	8002ac2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ab4:	4b31      	ldr	r3, [pc, #196]	; (8002b7c <xTaskPriorityInherit+0xf4>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aba:	f1c3 0207 	rsb	r2, r3, #7
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	6959      	ldr	r1, [r3, #20]
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002aca:	4613      	mov	r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	4413      	add	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	4a2b      	ldr	r2, [pc, #172]	; (8002b80 <xTaskPriorityInherit+0xf8>)
 8002ad4:	4413      	add	r3, r2
 8002ad6:	4299      	cmp	r1, r3
 8002ad8:	d13a      	bne.n	8002b50 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	3304      	adds	r3, #4
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7fe fdba 	bl	8001658 <uxListRemove>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d115      	bne.n	8002b16 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002aee:	4924      	ldr	r1, [pc, #144]	; (8002b80 <xTaskPriorityInherit+0xf8>)
 8002af0:	4613      	mov	r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	4413      	add	r3, r2
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	440b      	add	r3, r1
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d10a      	bne.n	8002b16 <xTaskPriorityInherit+0x8e>
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b04:	2201      	movs	r2, #1
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	43da      	mvns	r2, r3
 8002b0c:	4b1d      	ldr	r3, [pc, #116]	; (8002b84 <xTaskPriorityInherit+0xfc>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4013      	ands	r3, r2
 8002b12:	4a1c      	ldr	r2, [pc, #112]	; (8002b84 <xTaskPriorityInherit+0xfc>)
 8002b14:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002b16:	4b19      	ldr	r3, [pc, #100]	; (8002b7c <xTaskPriorityInherit+0xf4>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b24:	2201      	movs	r2, #1
 8002b26:	409a      	lsls	r2, r3
 8002b28:	4b16      	ldr	r3, [pc, #88]	; (8002b84 <xTaskPriorityInherit+0xfc>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	4a15      	ldr	r2, [pc, #84]	; (8002b84 <xTaskPriorityInherit+0xfc>)
 8002b30:	6013      	str	r3, [r2, #0]
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b36:	4613      	mov	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	4a10      	ldr	r2, [pc, #64]	; (8002b80 <xTaskPriorityInherit+0xf8>)
 8002b40:	441a      	add	r2, r3
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	3304      	adds	r3, #4
 8002b46:	4619      	mov	r1, r3
 8002b48:	4610      	mov	r0, r2
 8002b4a:	f7fe fd28 	bl	800159e <vListInsertEnd>
 8002b4e:	e004      	b.n	8002b5a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002b50:	4b0a      	ldr	r3, [pc, #40]	; (8002b7c <xTaskPriorityInherit+0xf4>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	e008      	b.n	8002b72 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b64:	4b05      	ldr	r3, [pc, #20]	; (8002b7c <xTaskPriorityInherit+0xf4>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d201      	bcs.n	8002b72 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002b72:	68fb      	ldr	r3, [r7, #12]
	}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	200002e8 	.word	0x200002e8
 8002b80:	200002ec 	.word	0x200002ec
 8002b84:	200003f0 	.word	0x200003f0

08002b88 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002b94:	2300      	movs	r3, #0
 8002b96:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d06c      	beq.n	8002c78 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002b9e:	4b39      	ldr	r3, [pc, #228]	; (8002c84 <xTaskPriorityDisinherit+0xfc>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d009      	beq.n	8002bbc <xTaskPriorityDisinherit+0x34>
 8002ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bac:	f383 8811 	msr	BASEPRI, r3
 8002bb0:	f3bf 8f6f 	isb	sy
 8002bb4:	f3bf 8f4f 	dsb	sy
 8002bb8:	60fb      	str	r3, [r7, #12]
 8002bba:	e7fe      	b.n	8002bba <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d109      	bne.n	8002bd8 <xTaskPriorityDisinherit+0x50>
 8002bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bc8:	f383 8811 	msr	BASEPRI, r3
 8002bcc:	f3bf 8f6f 	isb	sy
 8002bd0:	f3bf 8f4f 	dsb	sy
 8002bd4:	60bb      	str	r3, [r7, #8]
 8002bd6:	e7fe      	b.n	8002bd6 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bdc:	1e5a      	subs	r2, r3, #1
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d044      	beq.n	8002c78 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d140      	bne.n	8002c78 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7fe fd2c 	bl	8001658 <uxListRemove>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d115      	bne.n	8002c32 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c0a:	491f      	ldr	r1, [pc, #124]	; (8002c88 <xTaskPriorityDisinherit+0x100>)
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	4413      	add	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	440b      	add	r3, r1
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d10a      	bne.n	8002c32 <xTaskPriorityDisinherit+0xaa>
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c20:	2201      	movs	r2, #1
 8002c22:	fa02 f303 	lsl.w	r3, r2, r3
 8002c26:	43da      	mvns	r2, r3
 8002c28:	4b18      	ldr	r3, [pc, #96]	; (8002c8c <xTaskPriorityDisinherit+0x104>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	4a17      	ldr	r2, [pc, #92]	; (8002c8c <xTaskPriorityDisinherit+0x104>)
 8002c30:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c3e:	f1c3 0207 	rsb	r2, r3, #7
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	409a      	lsls	r2, r3
 8002c4e:	4b0f      	ldr	r3, [pc, #60]	; (8002c8c <xTaskPriorityDisinherit+0x104>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	4a0d      	ldr	r2, [pc, #52]	; (8002c8c <xTaskPriorityDisinherit+0x104>)
 8002c56:	6013      	str	r3, [r2, #0]
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	4413      	add	r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	4a08      	ldr	r2, [pc, #32]	; (8002c88 <xTaskPriorityDisinherit+0x100>)
 8002c66:	441a      	add	r2, r3
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	3304      	adds	r3, #4
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4610      	mov	r0, r2
 8002c70:	f7fe fc95 	bl	800159e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002c74:	2301      	movs	r3, #1
 8002c76:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002c78:	697b      	ldr	r3, [r7, #20]
	}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3718      	adds	r7, #24
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	200002e8 	.word	0x200002e8
 8002c88:	200002ec 	.word	0x200002ec
 8002c8c:	200003f0 	.word	0x200003f0

08002c90 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b088      	sub	sp, #32
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	f000 8081 	beq.w	8002dac <vTaskPriorityDisinheritAfterTimeout+0x11c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d109      	bne.n	8002cc6 <vTaskPriorityDisinheritAfterTimeout+0x36>
 8002cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb6:	f383 8811 	msr	BASEPRI, r3
 8002cba:	f3bf 8f6f 	isb	sy
 8002cbe:	f3bf 8f4f 	dsb	sy
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	e7fe      	b.n	8002cc4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cca:	683a      	ldr	r2, [r7, #0]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d902      	bls.n	8002cd6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	61fb      	str	r3, [r7, #28]
 8002cd4:	e002      	b.n	8002cdc <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cda:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce0:	69fa      	ldr	r2, [r7, #28]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d062      	beq.n	8002dac <vTaskPriorityDisinheritAfterTimeout+0x11c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d15d      	bne.n	8002dac <vTaskPriorityDisinheritAfterTimeout+0x11c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8002cf0:	4b30      	ldr	r3, [pc, #192]	; (8002db4 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	69ba      	ldr	r2, [r7, #24]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d109      	bne.n	8002d0e <vTaskPriorityDisinheritAfterTimeout+0x7e>
 8002cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cfe:	f383 8811 	msr	BASEPRI, r3
 8002d02:	f3bf 8f6f 	isb	sy
 8002d06:	f3bf 8f4f 	dsb	sy
 8002d0a:	60bb      	str	r3, [r7, #8]
 8002d0c:	e7fe      	b.n	8002d0c <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d12:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	69fa      	ldr	r2, [r7, #28]
 8002d18:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	699b      	ldr	r3, [r3, #24]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	db04      	blt.n	8002d2c <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	f1c3 0207 	rsb	r2, r3, #7
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	6959      	ldr	r1, [r3, #20]
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	4613      	mov	r3, r2
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	4413      	add	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4a1f      	ldr	r2, [pc, #124]	; (8002db8 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8002d3c:	4413      	add	r3, r2
 8002d3e:	4299      	cmp	r1, r3
 8002d40:	d134      	bne.n	8002dac <vTaskPriorityDisinheritAfterTimeout+0x11c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	3304      	adds	r3, #4
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fe fc86 	bl	8001658 <uxListRemove>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d115      	bne.n	8002d7e <vTaskPriorityDisinheritAfterTimeout+0xee>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d56:	4918      	ldr	r1, [pc, #96]	; (8002db8 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8002d58:	4613      	mov	r3, r2
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	4413      	add	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	440b      	add	r3, r1
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d10a      	bne.n	8002d7e <vTaskPriorityDisinheritAfterTimeout+0xee>
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d72:	43da      	mvns	r2, r3
 8002d74:	4b11      	ldr	r3, [pc, #68]	; (8002dbc <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	4a10      	ldr	r2, [pc, #64]	; (8002dbc <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8002d7c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d82:	2201      	movs	r2, #1
 8002d84:	409a      	lsls	r2, r3
 8002d86:	4b0d      	ldr	r3, [pc, #52]	; (8002dbc <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	4a0b      	ldr	r2, [pc, #44]	; (8002dbc <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8002d8e:	6013      	str	r3, [r2, #0]
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d94:	4613      	mov	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4413      	add	r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	4a06      	ldr	r2, [pc, #24]	; (8002db8 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8002d9e:	441a      	add	r2, r3
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	3304      	adds	r3, #4
 8002da4:	4619      	mov	r1, r3
 8002da6:	4610      	mov	r0, r2
 8002da8:	f7fe fbf9 	bl	800159e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002dac:	bf00      	nop
 8002dae:	3720      	adds	r7, #32
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	200002e8 	.word	0x200002e8
 8002db8:	200002ec 	.word	0x200002ec
 8002dbc:	200003f0 	.word	0x200003f0

08002dc0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8002dc4:	4b07      	ldr	r3, [pc, #28]	; (8002de4 <pvTaskIncrementMutexHeldCount+0x24>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d004      	beq.n	8002dd6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8002dcc:	4b05      	ldr	r3, [pc, #20]	; (8002de4 <pvTaskIncrementMutexHeldCount+0x24>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002dd2:	3201      	adds	r2, #1
 8002dd4:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8002dd6:	4b03      	ldr	r3, [pc, #12]	; (8002de4 <pvTaskIncrementMutexHeldCount+0x24>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
	}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	200002e8 	.word	0x200002e8

08002de8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002df2:	4b29      	ldr	r3, [pc, #164]	; (8002e98 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002df8:	4b28      	ldr	r3, [pc, #160]	; (8002e9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7fe fc2a 	bl	8001658 <uxListRemove>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d10b      	bne.n	8002e22 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002e0a:	4b24      	ldr	r3, [pc, #144]	; (8002e9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e10:	2201      	movs	r2, #1
 8002e12:	fa02 f303 	lsl.w	r3, r2, r3
 8002e16:	43da      	mvns	r2, r3
 8002e18:	4b21      	ldr	r3, [pc, #132]	; (8002ea0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	4a20      	ldr	r2, [pc, #128]	; (8002ea0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002e20:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e28:	d10a      	bne.n	8002e40 <prvAddCurrentTaskToDelayedList+0x58>
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d007      	beq.n	8002e40 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e30:	4b1a      	ldr	r3, [pc, #104]	; (8002e9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	3304      	adds	r3, #4
 8002e36:	4619      	mov	r1, r3
 8002e38:	481a      	ldr	r0, [pc, #104]	; (8002ea4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002e3a:	f7fe fbb0 	bl	800159e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002e3e:	e026      	b.n	8002e8e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002e40:	68fa      	ldr	r2, [r7, #12]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4413      	add	r3, r2
 8002e46:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002e48:	4b14      	ldr	r3, [pc, #80]	; (8002e9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002e50:	68ba      	ldr	r2, [r7, #8]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d209      	bcs.n	8002e6c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e58:	4b13      	ldr	r3, [pc, #76]	; (8002ea8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	4b0f      	ldr	r3, [pc, #60]	; (8002e9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	3304      	adds	r3, #4
 8002e62:	4619      	mov	r1, r3
 8002e64:	4610      	mov	r0, r2
 8002e66:	f7fe fbbe 	bl	80015e6 <vListInsert>
}
 8002e6a:	e010      	b.n	8002e8e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e6c:	4b0f      	ldr	r3, [pc, #60]	; (8002eac <prvAddCurrentTaskToDelayedList+0xc4>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	4b0a      	ldr	r3, [pc, #40]	; (8002e9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	3304      	adds	r3, #4
 8002e76:	4619      	mov	r1, r3
 8002e78:	4610      	mov	r0, r2
 8002e7a:	f7fe fbb4 	bl	80015e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002e7e:	4b0c      	ldr	r3, [pc, #48]	; (8002eb0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	68ba      	ldr	r2, [r7, #8]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d202      	bcs.n	8002e8e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002e88:	4a09      	ldr	r2, [pc, #36]	; (8002eb0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	6013      	str	r3, [r2, #0]
}
 8002e8e:	bf00      	nop
 8002e90:	3710      	adds	r7, #16
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	200003ec 	.word	0x200003ec
 8002e9c:	200002e8 	.word	0x200002e8
 8002ea0:	200003f0 	.word	0x200003f0
 8002ea4:	200003d4 	.word	0x200003d4
 8002ea8:	200003a4 	.word	0x200003a4
 8002eac:	200003a0 	.word	0x200003a0
 8002eb0:	20000408 	.word	0x20000408

08002eb4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	3b04      	subs	r3, #4
 8002ec4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002ecc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	3b04      	subs	r3, #4
 8002ed2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	f023 0201 	bic.w	r2, r3, #1
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	3b04      	subs	r3, #4
 8002ee2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002ee4:	4a0c      	ldr	r2, [pc, #48]	; (8002f18 <pxPortInitialiseStack+0x64>)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	3b14      	subs	r3, #20
 8002eee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	3b04      	subs	r3, #4
 8002efa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f06f 0202 	mvn.w	r2, #2
 8002f02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	3b20      	subs	r3, #32
 8002f08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3714      	adds	r7, #20
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	08002f1d 	.word	0x08002f1d

08002f1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002f22:	2300      	movs	r3, #0
 8002f24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002f26:	4b11      	ldr	r3, [pc, #68]	; (8002f6c <prvTaskExitError+0x50>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f2e:	d009      	beq.n	8002f44 <prvTaskExitError+0x28>
 8002f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f34:	f383 8811 	msr	BASEPRI, r3
 8002f38:	f3bf 8f6f 	isb	sy
 8002f3c:	f3bf 8f4f 	dsb	sy
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	e7fe      	b.n	8002f42 <prvTaskExitError+0x26>
 8002f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f48:	f383 8811 	msr	BASEPRI, r3
 8002f4c:	f3bf 8f6f 	isb	sy
 8002f50:	f3bf 8f4f 	dsb	sy
 8002f54:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002f56:	bf00      	nop
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d0fc      	beq.n	8002f58 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002f5e:	bf00      	nop
 8002f60:	3714      	adds	r7, #20
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	2000000c 	.word	0x2000000c

08002f70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002f70:	4b07      	ldr	r3, [pc, #28]	; (8002f90 <pxCurrentTCBConst2>)
 8002f72:	6819      	ldr	r1, [r3, #0]
 8002f74:	6808      	ldr	r0, [r1, #0]
 8002f76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f7a:	f380 8809 	msr	PSP, r0
 8002f7e:	f3bf 8f6f 	isb	sy
 8002f82:	f04f 0000 	mov.w	r0, #0
 8002f86:	f380 8811 	msr	BASEPRI, r0
 8002f8a:	4770      	bx	lr
 8002f8c:	f3af 8000 	nop.w

08002f90 <pxCurrentTCBConst2>:
 8002f90:	200002e8 	.word	0x200002e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002f94:	bf00      	nop
 8002f96:	bf00      	nop

08002f98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002f98:	4808      	ldr	r0, [pc, #32]	; (8002fbc <prvPortStartFirstTask+0x24>)
 8002f9a:	6800      	ldr	r0, [r0, #0]
 8002f9c:	6800      	ldr	r0, [r0, #0]
 8002f9e:	f380 8808 	msr	MSP, r0
 8002fa2:	f04f 0000 	mov.w	r0, #0
 8002fa6:	f380 8814 	msr	CONTROL, r0
 8002faa:	b662      	cpsie	i
 8002fac:	b661      	cpsie	f
 8002fae:	f3bf 8f4f 	dsb	sy
 8002fb2:	f3bf 8f6f 	isb	sy
 8002fb6:	df00      	svc	0
 8002fb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002fba:	bf00      	nop
 8002fbc:	e000ed08 	.word	0xe000ed08

08002fc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002fc6:	4b44      	ldr	r3, [pc, #272]	; (80030d8 <xPortStartScheduler+0x118>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a44      	ldr	r2, [pc, #272]	; (80030dc <xPortStartScheduler+0x11c>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d109      	bne.n	8002fe4 <xPortStartScheduler+0x24>
 8002fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd4:	f383 8811 	msr	BASEPRI, r3
 8002fd8:	f3bf 8f6f 	isb	sy
 8002fdc:	f3bf 8f4f 	dsb	sy
 8002fe0:	613b      	str	r3, [r7, #16]
 8002fe2:	e7fe      	b.n	8002fe2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002fe4:	4b3c      	ldr	r3, [pc, #240]	; (80030d8 <xPortStartScheduler+0x118>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a3d      	ldr	r2, [pc, #244]	; (80030e0 <xPortStartScheduler+0x120>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d109      	bne.n	8003002 <xPortStartScheduler+0x42>
 8002fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ff2:	f383 8811 	msr	BASEPRI, r3
 8002ff6:	f3bf 8f6f 	isb	sy
 8002ffa:	f3bf 8f4f 	dsb	sy
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	e7fe      	b.n	8003000 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003002:	4b38      	ldr	r3, [pc, #224]	; (80030e4 <xPortStartScheduler+0x124>)
 8003004:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	b2db      	uxtb	r3, r3
 800300c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	22ff      	movs	r2, #255	; 0xff
 8003012:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	b2db      	uxtb	r3, r3
 800301a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800301c:	78fb      	ldrb	r3, [r7, #3]
 800301e:	b2db      	uxtb	r3, r3
 8003020:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003024:	b2da      	uxtb	r2, r3
 8003026:	4b30      	ldr	r3, [pc, #192]	; (80030e8 <xPortStartScheduler+0x128>)
 8003028:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800302a:	4b30      	ldr	r3, [pc, #192]	; (80030ec <xPortStartScheduler+0x12c>)
 800302c:	2207      	movs	r2, #7
 800302e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003030:	e009      	b.n	8003046 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003032:	4b2e      	ldr	r3, [pc, #184]	; (80030ec <xPortStartScheduler+0x12c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	3b01      	subs	r3, #1
 8003038:	4a2c      	ldr	r2, [pc, #176]	; (80030ec <xPortStartScheduler+0x12c>)
 800303a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800303c:	78fb      	ldrb	r3, [r7, #3]
 800303e:	b2db      	uxtb	r3, r3
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	b2db      	uxtb	r3, r3
 8003044:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003046:	78fb      	ldrb	r3, [r7, #3]
 8003048:	b2db      	uxtb	r3, r3
 800304a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800304e:	2b80      	cmp	r3, #128	; 0x80
 8003050:	d0ef      	beq.n	8003032 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003052:	4b26      	ldr	r3, [pc, #152]	; (80030ec <xPortStartScheduler+0x12c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f1c3 0307 	rsb	r3, r3, #7
 800305a:	2b04      	cmp	r3, #4
 800305c:	d009      	beq.n	8003072 <xPortStartScheduler+0xb2>
 800305e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003062:	f383 8811 	msr	BASEPRI, r3
 8003066:	f3bf 8f6f 	isb	sy
 800306a:	f3bf 8f4f 	dsb	sy
 800306e:	60bb      	str	r3, [r7, #8]
 8003070:	e7fe      	b.n	8003070 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003072:	4b1e      	ldr	r3, [pc, #120]	; (80030ec <xPortStartScheduler+0x12c>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	021b      	lsls	r3, r3, #8
 8003078:	4a1c      	ldr	r2, [pc, #112]	; (80030ec <xPortStartScheduler+0x12c>)
 800307a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800307c:	4b1b      	ldr	r3, [pc, #108]	; (80030ec <xPortStartScheduler+0x12c>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003084:	4a19      	ldr	r2, [pc, #100]	; (80030ec <xPortStartScheduler+0x12c>)
 8003086:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	b2da      	uxtb	r2, r3
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003090:	4b17      	ldr	r3, [pc, #92]	; (80030f0 <xPortStartScheduler+0x130>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a16      	ldr	r2, [pc, #88]	; (80030f0 <xPortStartScheduler+0x130>)
 8003096:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800309a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800309c:	4b14      	ldr	r3, [pc, #80]	; (80030f0 <xPortStartScheduler+0x130>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a13      	ldr	r2, [pc, #76]	; (80030f0 <xPortStartScheduler+0x130>)
 80030a2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80030a6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80030a8:	f000 f8d6 	bl	8003258 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80030ac:	4b11      	ldr	r3, [pc, #68]	; (80030f4 <xPortStartScheduler+0x134>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80030b2:	f000 f8f5 	bl	80032a0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80030b6:	4b10      	ldr	r3, [pc, #64]	; (80030f8 <xPortStartScheduler+0x138>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a0f      	ldr	r2, [pc, #60]	; (80030f8 <xPortStartScheduler+0x138>)
 80030bc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80030c0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80030c2:	f7ff ff69 	bl	8002f98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80030c6:	f7ff fa8d 	bl	80025e4 <vTaskSwitchContext>
	prvTaskExitError();
 80030ca:	f7ff ff27 	bl	8002f1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3718      	adds	r7, #24
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	e000ed00 	.word	0xe000ed00
 80030dc:	410fc271 	.word	0x410fc271
 80030e0:	410fc270 	.word	0x410fc270
 80030e4:	e000e400 	.word	0xe000e400
 80030e8:	20000414 	.word	0x20000414
 80030ec:	20000418 	.word	0x20000418
 80030f0:	e000ed20 	.word	0xe000ed20
 80030f4:	2000000c 	.word	0x2000000c
 80030f8:	e000ef34 	.word	0xe000ef34

080030fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003106:	f383 8811 	msr	BASEPRI, r3
 800310a:	f3bf 8f6f 	isb	sy
 800310e:	f3bf 8f4f 	dsb	sy
 8003112:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003114:	4b0e      	ldr	r3, [pc, #56]	; (8003150 <vPortEnterCritical+0x54>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	3301      	adds	r3, #1
 800311a:	4a0d      	ldr	r2, [pc, #52]	; (8003150 <vPortEnterCritical+0x54>)
 800311c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800311e:	4b0c      	ldr	r3, [pc, #48]	; (8003150 <vPortEnterCritical+0x54>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d10e      	bne.n	8003144 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003126:	4b0b      	ldr	r3, [pc, #44]	; (8003154 <vPortEnterCritical+0x58>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	d009      	beq.n	8003144 <vPortEnterCritical+0x48>
 8003130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003134:	f383 8811 	msr	BASEPRI, r3
 8003138:	f3bf 8f6f 	isb	sy
 800313c:	f3bf 8f4f 	dsb	sy
 8003140:	603b      	str	r3, [r7, #0]
 8003142:	e7fe      	b.n	8003142 <vPortEnterCritical+0x46>
	}
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	2000000c 	.word	0x2000000c
 8003154:	e000ed04 	.word	0xe000ed04

08003158 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800315e:	4b11      	ldr	r3, [pc, #68]	; (80031a4 <vPortExitCritical+0x4c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d109      	bne.n	800317a <vPortExitCritical+0x22>
 8003166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800316a:	f383 8811 	msr	BASEPRI, r3
 800316e:	f3bf 8f6f 	isb	sy
 8003172:	f3bf 8f4f 	dsb	sy
 8003176:	607b      	str	r3, [r7, #4]
 8003178:	e7fe      	b.n	8003178 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800317a:	4b0a      	ldr	r3, [pc, #40]	; (80031a4 <vPortExitCritical+0x4c>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	3b01      	subs	r3, #1
 8003180:	4a08      	ldr	r2, [pc, #32]	; (80031a4 <vPortExitCritical+0x4c>)
 8003182:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003184:	4b07      	ldr	r3, [pc, #28]	; (80031a4 <vPortExitCritical+0x4c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d104      	bne.n	8003196 <vPortExitCritical+0x3e>
 800318c:	2300      	movs	r3, #0
 800318e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8003196:	bf00      	nop
 8003198:	370c      	adds	r7, #12
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	2000000c 	.word	0x2000000c
	...

080031b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80031b0:	f3ef 8009 	mrs	r0, PSP
 80031b4:	f3bf 8f6f 	isb	sy
 80031b8:	4b15      	ldr	r3, [pc, #84]	; (8003210 <pxCurrentTCBConst>)
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	f01e 0f10 	tst.w	lr, #16
 80031c0:	bf08      	it	eq
 80031c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80031c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031ca:	6010      	str	r0, [r2, #0]
 80031cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80031d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80031d4:	f380 8811 	msr	BASEPRI, r0
 80031d8:	f3bf 8f4f 	dsb	sy
 80031dc:	f3bf 8f6f 	isb	sy
 80031e0:	f7ff fa00 	bl	80025e4 <vTaskSwitchContext>
 80031e4:	f04f 0000 	mov.w	r0, #0
 80031e8:	f380 8811 	msr	BASEPRI, r0
 80031ec:	bc09      	pop	{r0, r3}
 80031ee:	6819      	ldr	r1, [r3, #0]
 80031f0:	6808      	ldr	r0, [r1, #0]
 80031f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031f6:	f01e 0f10 	tst.w	lr, #16
 80031fa:	bf08      	it	eq
 80031fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003200:	f380 8809 	msr	PSP, r0
 8003204:	f3bf 8f6f 	isb	sy
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	f3af 8000 	nop.w

08003210 <pxCurrentTCBConst>:
 8003210:	200002e8 	.word	0x200002e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003214:	bf00      	nop
 8003216:	bf00      	nop

08003218 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
	__asm volatile
 800321e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003222:	f383 8811 	msr	BASEPRI, r3
 8003226:	f3bf 8f6f 	isb	sy
 800322a:	f3bf 8f4f 	dsb	sy
 800322e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003230:	f7ff f920 	bl	8002474 <xTaskIncrementTick>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d003      	beq.n	8003242 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800323a:	4b06      	ldr	r3, [pc, #24]	; (8003254 <xPortSysTickHandler+0x3c>)
 800323c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	2300      	movs	r3, #0
 8003244:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800324c:	bf00      	nop
 800324e:	3708      	adds	r7, #8
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	e000ed04 	.word	0xe000ed04

08003258 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800325c:	4b0b      	ldr	r3, [pc, #44]	; (800328c <vPortSetupTimerInterrupt+0x34>)
 800325e:	2200      	movs	r2, #0
 8003260:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003262:	4b0b      	ldr	r3, [pc, #44]	; (8003290 <vPortSetupTimerInterrupt+0x38>)
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003268:	4b0a      	ldr	r3, [pc, #40]	; (8003294 <vPortSetupTimerInterrupt+0x3c>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a0a      	ldr	r2, [pc, #40]	; (8003298 <vPortSetupTimerInterrupt+0x40>)
 800326e:	fba2 2303 	umull	r2, r3, r2, r3
 8003272:	099b      	lsrs	r3, r3, #6
 8003274:	4a09      	ldr	r2, [pc, #36]	; (800329c <vPortSetupTimerInterrupt+0x44>)
 8003276:	3b01      	subs	r3, #1
 8003278:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800327a:	4b04      	ldr	r3, [pc, #16]	; (800328c <vPortSetupTimerInterrupt+0x34>)
 800327c:	2207      	movs	r2, #7
 800327e:	601a      	str	r2, [r3, #0]
}
 8003280:	bf00      	nop
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	e000e010 	.word	0xe000e010
 8003290:	e000e018 	.word	0xe000e018
 8003294:	20000000 	.word	0x20000000
 8003298:	10624dd3 	.word	0x10624dd3
 800329c:	e000e014 	.word	0xe000e014

080032a0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80032a0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80032b0 <vPortEnableVFP+0x10>
 80032a4:	6801      	ldr	r1, [r0, #0]
 80032a6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80032aa:	6001      	str	r1, [r0, #0]
 80032ac:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80032ae:	bf00      	nop
 80032b0:	e000ed88 	.word	0xe000ed88

080032b4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b08a      	sub	sp, #40	; 0x28
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80032bc:	2300      	movs	r3, #0
 80032be:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80032c0:	f7ff f82e 	bl	8002320 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80032c4:	4b57      	ldr	r3, [pc, #348]	; (8003424 <pvPortMalloc+0x170>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d101      	bne.n	80032d0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80032cc:	f000 f90c 	bl	80034e8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80032d0:	4b55      	ldr	r3, [pc, #340]	; (8003428 <pvPortMalloc+0x174>)
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4013      	ands	r3, r2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	f040 808c 	bne.w	80033f6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d01c      	beq.n	800331e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80032e4:	2208      	movs	r2, #8
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4413      	add	r3, r2
 80032ea:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d013      	beq.n	800331e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f023 0307 	bic.w	r3, r3, #7
 80032fc:	3308      	adds	r3, #8
 80032fe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f003 0307 	and.w	r3, r3, #7
 8003306:	2b00      	cmp	r3, #0
 8003308:	d009      	beq.n	800331e <pvPortMalloc+0x6a>
	__asm volatile
 800330a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800330e:	f383 8811 	msr	BASEPRI, r3
 8003312:	f3bf 8f6f 	isb	sy
 8003316:	f3bf 8f4f 	dsb	sy
 800331a:	617b      	str	r3, [r7, #20]
 800331c:	e7fe      	b.n	800331c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d068      	beq.n	80033f6 <pvPortMalloc+0x142>
 8003324:	4b41      	ldr	r3, [pc, #260]	; (800342c <pvPortMalloc+0x178>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	429a      	cmp	r2, r3
 800332c:	d863      	bhi.n	80033f6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800332e:	4b40      	ldr	r3, [pc, #256]	; (8003430 <pvPortMalloc+0x17c>)
 8003330:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003332:	4b3f      	ldr	r3, [pc, #252]	; (8003430 <pvPortMalloc+0x17c>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003338:	e004      	b.n	8003344 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800333a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800333e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	429a      	cmp	r2, r3
 800334c:	d903      	bls.n	8003356 <pvPortMalloc+0xa2>
 800334e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1f1      	bne.n	800333a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003356:	4b33      	ldr	r3, [pc, #204]	; (8003424 <pvPortMalloc+0x170>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800335c:	429a      	cmp	r2, r3
 800335e:	d04a      	beq.n	80033f6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003360:	6a3b      	ldr	r3, [r7, #32]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2208      	movs	r2, #8
 8003366:	4413      	add	r3, r2
 8003368:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800336a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003374:	685a      	ldr	r2, [r3, #4]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	1ad2      	subs	r2, r2, r3
 800337a:	2308      	movs	r3, #8
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	429a      	cmp	r2, r3
 8003380:	d91e      	bls.n	80033c0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4413      	add	r3, r2
 8003388:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	f003 0307 	and.w	r3, r3, #7
 8003390:	2b00      	cmp	r3, #0
 8003392:	d009      	beq.n	80033a8 <pvPortMalloc+0xf4>
 8003394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003398:	f383 8811 	msr	BASEPRI, r3
 800339c:	f3bf 8f6f 	isb	sy
 80033a0:	f3bf 8f4f 	dsb	sy
 80033a4:	613b      	str	r3, [r7, #16]
 80033a6:	e7fe      	b.n	80033a6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80033a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033aa:	685a      	ldr	r2, [r3, #4]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	1ad2      	subs	r2, r2, r3
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80033b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80033ba:	69b8      	ldr	r0, [r7, #24]
 80033bc:	f000 f8f6 	bl	80035ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80033c0:	4b1a      	ldr	r3, [pc, #104]	; (800342c <pvPortMalloc+0x178>)
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	4a18      	ldr	r2, [pc, #96]	; (800342c <pvPortMalloc+0x178>)
 80033cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80033ce:	4b17      	ldr	r3, [pc, #92]	; (800342c <pvPortMalloc+0x178>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	4b18      	ldr	r3, [pc, #96]	; (8003434 <pvPortMalloc+0x180>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d203      	bcs.n	80033e2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80033da:	4b14      	ldr	r3, [pc, #80]	; (800342c <pvPortMalloc+0x178>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a15      	ldr	r2, [pc, #84]	; (8003434 <pvPortMalloc+0x180>)
 80033e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80033e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	4b10      	ldr	r3, [pc, #64]	; (8003428 <pvPortMalloc+0x174>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	431a      	orrs	r2, r3
 80033ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80033f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f2:	2200      	movs	r2, #0
 80033f4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80033f6:	f7fe ffa1 	bl	800233c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	f003 0307 	and.w	r3, r3, #7
 8003400:	2b00      	cmp	r3, #0
 8003402:	d009      	beq.n	8003418 <pvPortMalloc+0x164>
 8003404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003408:	f383 8811 	msr	BASEPRI, r3
 800340c:	f3bf 8f6f 	isb	sy
 8003410:	f3bf 8f4f 	dsb	sy
 8003414:	60fb      	str	r3, [r7, #12]
 8003416:	e7fe      	b.n	8003416 <pvPortMalloc+0x162>
	return pvReturn;
 8003418:	69fb      	ldr	r3, [r7, #28]
}
 800341a:	4618      	mov	r0, r3
 800341c:	3728      	adds	r7, #40	; 0x28
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	20004024 	.word	0x20004024
 8003428:	20004030 	.word	0x20004030
 800342c:	20004028 	.word	0x20004028
 8003430:	2000401c 	.word	0x2000401c
 8003434:	2000402c 	.word	0x2000402c

08003438 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d046      	beq.n	80034d8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800344a:	2308      	movs	r3, #8
 800344c:	425b      	negs	r3, r3
 800344e:	697a      	ldr	r2, [r7, #20]
 8003450:	4413      	add	r3, r2
 8003452:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	685a      	ldr	r2, [r3, #4]
 800345c:	4b20      	ldr	r3, [pc, #128]	; (80034e0 <vPortFree+0xa8>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4013      	ands	r3, r2
 8003462:	2b00      	cmp	r3, #0
 8003464:	d109      	bne.n	800347a <vPortFree+0x42>
 8003466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800346a:	f383 8811 	msr	BASEPRI, r3
 800346e:	f3bf 8f6f 	isb	sy
 8003472:	f3bf 8f4f 	dsb	sy
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	e7fe      	b.n	8003478 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d009      	beq.n	8003496 <vPortFree+0x5e>
 8003482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003486:	f383 8811 	msr	BASEPRI, r3
 800348a:	f3bf 8f6f 	isb	sy
 800348e:	f3bf 8f4f 	dsb	sy
 8003492:	60bb      	str	r3, [r7, #8]
 8003494:	e7fe      	b.n	8003494 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	4b11      	ldr	r3, [pc, #68]	; (80034e0 <vPortFree+0xa8>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4013      	ands	r3, r2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d019      	beq.n	80034d8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d115      	bne.n	80034d8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	685a      	ldr	r2, [r3, #4]
 80034b0:	4b0b      	ldr	r3, [pc, #44]	; (80034e0 <vPortFree+0xa8>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	43db      	mvns	r3, r3
 80034b6:	401a      	ands	r2, r3
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80034bc:	f7fe ff30 	bl	8002320 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	685a      	ldr	r2, [r3, #4]
 80034c4:	4b07      	ldr	r3, [pc, #28]	; (80034e4 <vPortFree+0xac>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4413      	add	r3, r2
 80034ca:	4a06      	ldr	r2, [pc, #24]	; (80034e4 <vPortFree+0xac>)
 80034cc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80034ce:	6938      	ldr	r0, [r7, #16]
 80034d0:	f000 f86c 	bl	80035ac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80034d4:	f7fe ff32 	bl	800233c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80034d8:	bf00      	nop
 80034da:	3718      	adds	r7, #24
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	20004030 	.word	0x20004030
 80034e4:	20004028 	.word	0x20004028

080034e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80034ee:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80034f2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80034f4:	4b27      	ldr	r3, [pc, #156]	; (8003594 <prvHeapInit+0xac>)
 80034f6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f003 0307 	and.w	r3, r3, #7
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00c      	beq.n	800351c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	3307      	adds	r3, #7
 8003506:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f023 0307 	bic.w	r3, r3, #7
 800350e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	4a1f      	ldr	r2, [pc, #124]	; (8003594 <prvHeapInit+0xac>)
 8003518:	4413      	add	r3, r2
 800351a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003520:	4a1d      	ldr	r2, [pc, #116]	; (8003598 <prvHeapInit+0xb0>)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003526:	4b1c      	ldr	r3, [pc, #112]	; (8003598 <prvHeapInit+0xb0>)
 8003528:	2200      	movs	r2, #0
 800352a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68ba      	ldr	r2, [r7, #8]
 8003530:	4413      	add	r3, r2
 8003532:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003534:	2208      	movs	r2, #8
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	1a9b      	subs	r3, r3, r2
 800353a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f023 0307 	bic.w	r3, r3, #7
 8003542:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	4a15      	ldr	r2, [pc, #84]	; (800359c <prvHeapInit+0xb4>)
 8003548:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800354a:	4b14      	ldr	r3, [pc, #80]	; (800359c <prvHeapInit+0xb4>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2200      	movs	r2, #0
 8003550:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003552:	4b12      	ldr	r3, [pc, #72]	; (800359c <prvHeapInit+0xb4>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2200      	movs	r2, #0
 8003558:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	68fa      	ldr	r2, [r7, #12]
 8003562:	1ad2      	subs	r2, r2, r3
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003568:	4b0c      	ldr	r3, [pc, #48]	; (800359c <prvHeapInit+0xb4>)
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	4a0a      	ldr	r2, [pc, #40]	; (80035a0 <prvHeapInit+0xb8>)
 8003576:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	4a09      	ldr	r2, [pc, #36]	; (80035a4 <prvHeapInit+0xbc>)
 800357e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003580:	4b09      	ldr	r3, [pc, #36]	; (80035a8 <prvHeapInit+0xc0>)
 8003582:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003586:	601a      	str	r2, [r3, #0]
}
 8003588:	bf00      	nop
 800358a:	3714      	adds	r7, #20
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr
 8003594:	2000041c 	.word	0x2000041c
 8003598:	2000401c 	.word	0x2000401c
 800359c:	20004024 	.word	0x20004024
 80035a0:	2000402c 	.word	0x2000402c
 80035a4:	20004028 	.word	0x20004028
 80035a8:	20004030 	.word	0x20004030

080035ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80035b4:	4b28      	ldr	r3, [pc, #160]	; (8003658 <prvInsertBlockIntoFreeList+0xac>)
 80035b6:	60fb      	str	r3, [r7, #12]
 80035b8:	e002      	b.n	80035c0 <prvInsertBlockIntoFreeList+0x14>
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	60fb      	str	r3, [r7, #12]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d8f7      	bhi.n	80035ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	68ba      	ldr	r2, [r7, #8]
 80035d4:	4413      	add	r3, r2
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d108      	bne.n	80035ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	441a      	add	r2, r3
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	68ba      	ldr	r2, [r7, #8]
 80035f8:	441a      	add	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d118      	bne.n	8003634 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	4b15      	ldr	r3, [pc, #84]	; (800365c <prvInsertBlockIntoFreeList+0xb0>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	429a      	cmp	r2, r3
 800360c:	d00d      	beq.n	800362a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685a      	ldr	r2, [r3, #4]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	441a      	add	r2, r3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	e008      	b.n	800363c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800362a:	4b0c      	ldr	r3, [pc, #48]	; (800365c <prvInsertBlockIntoFreeList+0xb0>)
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	601a      	str	r2, [r3, #0]
 8003632:	e003      	b.n	800363c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	429a      	cmp	r2, r3
 8003642:	d002      	beq.n	800364a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800364a:	bf00      	nop
 800364c:	3714      	adds	r7, #20
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	2000401c 	.word	0x2000401c
 800365c:	20004024 	.word	0x20004024

08003660 <__errno>:
 8003660:	4b01      	ldr	r3, [pc, #4]	; (8003668 <__errno+0x8>)
 8003662:	6818      	ldr	r0, [r3, #0]
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	20000010 	.word	0x20000010

0800366c <__libc_init_array>:
 800366c:	b570      	push	{r4, r5, r6, lr}
 800366e:	4e0d      	ldr	r6, [pc, #52]	; (80036a4 <__libc_init_array+0x38>)
 8003670:	4c0d      	ldr	r4, [pc, #52]	; (80036a8 <__libc_init_array+0x3c>)
 8003672:	1ba4      	subs	r4, r4, r6
 8003674:	10a4      	asrs	r4, r4, #2
 8003676:	2500      	movs	r5, #0
 8003678:	42a5      	cmp	r5, r4
 800367a:	d109      	bne.n	8003690 <__libc_init_array+0x24>
 800367c:	4e0b      	ldr	r6, [pc, #44]	; (80036ac <__libc_init_array+0x40>)
 800367e:	4c0c      	ldr	r4, [pc, #48]	; (80036b0 <__libc_init_array+0x44>)
 8003680:	f000 ff74 	bl	800456c <_init>
 8003684:	1ba4      	subs	r4, r4, r6
 8003686:	10a4      	asrs	r4, r4, #2
 8003688:	2500      	movs	r5, #0
 800368a:	42a5      	cmp	r5, r4
 800368c:	d105      	bne.n	800369a <__libc_init_array+0x2e>
 800368e:	bd70      	pop	{r4, r5, r6, pc}
 8003690:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003694:	4798      	blx	r3
 8003696:	3501      	adds	r5, #1
 8003698:	e7ee      	b.n	8003678 <__libc_init_array+0xc>
 800369a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800369e:	4798      	blx	r3
 80036a0:	3501      	adds	r5, #1
 80036a2:	e7f2      	b.n	800368a <__libc_init_array+0x1e>
 80036a4:	08004680 	.word	0x08004680
 80036a8:	08004680 	.word	0x08004680
 80036ac:	08004680 	.word	0x08004680
 80036b0:	08004684 	.word	0x08004684

080036b4 <memcpy>:
 80036b4:	b510      	push	{r4, lr}
 80036b6:	1e43      	subs	r3, r0, #1
 80036b8:	440a      	add	r2, r1
 80036ba:	4291      	cmp	r1, r2
 80036bc:	d100      	bne.n	80036c0 <memcpy+0xc>
 80036be:	bd10      	pop	{r4, pc}
 80036c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036c8:	e7f7      	b.n	80036ba <memcpy+0x6>

080036ca <memset>:
 80036ca:	4402      	add	r2, r0
 80036cc:	4603      	mov	r3, r0
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d100      	bne.n	80036d4 <memset+0xa>
 80036d2:	4770      	bx	lr
 80036d4:	f803 1b01 	strb.w	r1, [r3], #1
 80036d8:	e7f9      	b.n	80036ce <memset+0x4>
	...

080036dc <iprintf>:
 80036dc:	b40f      	push	{r0, r1, r2, r3}
 80036de:	4b0a      	ldr	r3, [pc, #40]	; (8003708 <iprintf+0x2c>)
 80036e0:	b513      	push	{r0, r1, r4, lr}
 80036e2:	681c      	ldr	r4, [r3, #0]
 80036e4:	b124      	cbz	r4, 80036f0 <iprintf+0x14>
 80036e6:	69a3      	ldr	r3, [r4, #24]
 80036e8:	b913      	cbnz	r3, 80036f0 <iprintf+0x14>
 80036ea:	4620      	mov	r0, r4
 80036ec:	f000 fa22 	bl	8003b34 <__sinit>
 80036f0:	ab05      	add	r3, sp, #20
 80036f2:	9a04      	ldr	r2, [sp, #16]
 80036f4:	68a1      	ldr	r1, [r4, #8]
 80036f6:	9301      	str	r3, [sp, #4]
 80036f8:	4620      	mov	r0, r4
 80036fa:	f000 fbdb 	bl	8003eb4 <_vfiprintf_r>
 80036fe:	b002      	add	sp, #8
 8003700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003704:	b004      	add	sp, #16
 8003706:	4770      	bx	lr
 8003708:	20000010 	.word	0x20000010

0800370c <_puts_r>:
 800370c:	b570      	push	{r4, r5, r6, lr}
 800370e:	460e      	mov	r6, r1
 8003710:	4605      	mov	r5, r0
 8003712:	b118      	cbz	r0, 800371c <_puts_r+0x10>
 8003714:	6983      	ldr	r3, [r0, #24]
 8003716:	b90b      	cbnz	r3, 800371c <_puts_r+0x10>
 8003718:	f000 fa0c 	bl	8003b34 <__sinit>
 800371c:	69ab      	ldr	r3, [r5, #24]
 800371e:	68ac      	ldr	r4, [r5, #8]
 8003720:	b913      	cbnz	r3, 8003728 <_puts_r+0x1c>
 8003722:	4628      	mov	r0, r5
 8003724:	f000 fa06 	bl	8003b34 <__sinit>
 8003728:	4b23      	ldr	r3, [pc, #140]	; (80037b8 <_puts_r+0xac>)
 800372a:	429c      	cmp	r4, r3
 800372c:	d117      	bne.n	800375e <_puts_r+0x52>
 800372e:	686c      	ldr	r4, [r5, #4]
 8003730:	89a3      	ldrh	r3, [r4, #12]
 8003732:	071b      	lsls	r3, r3, #28
 8003734:	d51d      	bpl.n	8003772 <_puts_r+0x66>
 8003736:	6923      	ldr	r3, [r4, #16]
 8003738:	b1db      	cbz	r3, 8003772 <_puts_r+0x66>
 800373a:	3e01      	subs	r6, #1
 800373c:	68a3      	ldr	r3, [r4, #8]
 800373e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003742:	3b01      	subs	r3, #1
 8003744:	60a3      	str	r3, [r4, #8]
 8003746:	b9e9      	cbnz	r1, 8003784 <_puts_r+0x78>
 8003748:	2b00      	cmp	r3, #0
 800374a:	da2e      	bge.n	80037aa <_puts_r+0x9e>
 800374c:	4622      	mov	r2, r4
 800374e:	210a      	movs	r1, #10
 8003750:	4628      	mov	r0, r5
 8003752:	f000 f83f 	bl	80037d4 <__swbuf_r>
 8003756:	3001      	adds	r0, #1
 8003758:	d011      	beq.n	800377e <_puts_r+0x72>
 800375a:	200a      	movs	r0, #10
 800375c:	e011      	b.n	8003782 <_puts_r+0x76>
 800375e:	4b17      	ldr	r3, [pc, #92]	; (80037bc <_puts_r+0xb0>)
 8003760:	429c      	cmp	r4, r3
 8003762:	d101      	bne.n	8003768 <_puts_r+0x5c>
 8003764:	68ac      	ldr	r4, [r5, #8]
 8003766:	e7e3      	b.n	8003730 <_puts_r+0x24>
 8003768:	4b15      	ldr	r3, [pc, #84]	; (80037c0 <_puts_r+0xb4>)
 800376a:	429c      	cmp	r4, r3
 800376c:	bf08      	it	eq
 800376e:	68ec      	ldreq	r4, [r5, #12]
 8003770:	e7de      	b.n	8003730 <_puts_r+0x24>
 8003772:	4621      	mov	r1, r4
 8003774:	4628      	mov	r0, r5
 8003776:	f000 f87f 	bl	8003878 <__swsetup_r>
 800377a:	2800      	cmp	r0, #0
 800377c:	d0dd      	beq.n	800373a <_puts_r+0x2e>
 800377e:	f04f 30ff 	mov.w	r0, #4294967295
 8003782:	bd70      	pop	{r4, r5, r6, pc}
 8003784:	2b00      	cmp	r3, #0
 8003786:	da04      	bge.n	8003792 <_puts_r+0x86>
 8003788:	69a2      	ldr	r2, [r4, #24]
 800378a:	429a      	cmp	r2, r3
 800378c:	dc06      	bgt.n	800379c <_puts_r+0x90>
 800378e:	290a      	cmp	r1, #10
 8003790:	d004      	beq.n	800379c <_puts_r+0x90>
 8003792:	6823      	ldr	r3, [r4, #0]
 8003794:	1c5a      	adds	r2, r3, #1
 8003796:	6022      	str	r2, [r4, #0]
 8003798:	7019      	strb	r1, [r3, #0]
 800379a:	e7cf      	b.n	800373c <_puts_r+0x30>
 800379c:	4622      	mov	r2, r4
 800379e:	4628      	mov	r0, r5
 80037a0:	f000 f818 	bl	80037d4 <__swbuf_r>
 80037a4:	3001      	adds	r0, #1
 80037a6:	d1c9      	bne.n	800373c <_puts_r+0x30>
 80037a8:	e7e9      	b.n	800377e <_puts_r+0x72>
 80037aa:	6823      	ldr	r3, [r4, #0]
 80037ac:	200a      	movs	r0, #10
 80037ae:	1c5a      	adds	r2, r3, #1
 80037b0:	6022      	str	r2, [r4, #0]
 80037b2:	7018      	strb	r0, [r3, #0]
 80037b4:	e7e5      	b.n	8003782 <_puts_r+0x76>
 80037b6:	bf00      	nop
 80037b8:	08004604 	.word	0x08004604
 80037bc:	08004624 	.word	0x08004624
 80037c0:	080045e4 	.word	0x080045e4

080037c4 <puts>:
 80037c4:	4b02      	ldr	r3, [pc, #8]	; (80037d0 <puts+0xc>)
 80037c6:	4601      	mov	r1, r0
 80037c8:	6818      	ldr	r0, [r3, #0]
 80037ca:	f7ff bf9f 	b.w	800370c <_puts_r>
 80037ce:	bf00      	nop
 80037d0:	20000010 	.word	0x20000010

080037d4 <__swbuf_r>:
 80037d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037d6:	460e      	mov	r6, r1
 80037d8:	4614      	mov	r4, r2
 80037da:	4605      	mov	r5, r0
 80037dc:	b118      	cbz	r0, 80037e6 <__swbuf_r+0x12>
 80037de:	6983      	ldr	r3, [r0, #24]
 80037e0:	b90b      	cbnz	r3, 80037e6 <__swbuf_r+0x12>
 80037e2:	f000 f9a7 	bl	8003b34 <__sinit>
 80037e6:	4b21      	ldr	r3, [pc, #132]	; (800386c <__swbuf_r+0x98>)
 80037e8:	429c      	cmp	r4, r3
 80037ea:	d12a      	bne.n	8003842 <__swbuf_r+0x6e>
 80037ec:	686c      	ldr	r4, [r5, #4]
 80037ee:	69a3      	ldr	r3, [r4, #24]
 80037f0:	60a3      	str	r3, [r4, #8]
 80037f2:	89a3      	ldrh	r3, [r4, #12]
 80037f4:	071a      	lsls	r2, r3, #28
 80037f6:	d52e      	bpl.n	8003856 <__swbuf_r+0x82>
 80037f8:	6923      	ldr	r3, [r4, #16]
 80037fa:	b363      	cbz	r3, 8003856 <__swbuf_r+0x82>
 80037fc:	6923      	ldr	r3, [r4, #16]
 80037fe:	6820      	ldr	r0, [r4, #0]
 8003800:	1ac0      	subs	r0, r0, r3
 8003802:	6963      	ldr	r3, [r4, #20]
 8003804:	b2f6      	uxtb	r6, r6
 8003806:	4283      	cmp	r3, r0
 8003808:	4637      	mov	r7, r6
 800380a:	dc04      	bgt.n	8003816 <__swbuf_r+0x42>
 800380c:	4621      	mov	r1, r4
 800380e:	4628      	mov	r0, r5
 8003810:	f000 f926 	bl	8003a60 <_fflush_r>
 8003814:	bb28      	cbnz	r0, 8003862 <__swbuf_r+0x8e>
 8003816:	68a3      	ldr	r3, [r4, #8]
 8003818:	3b01      	subs	r3, #1
 800381a:	60a3      	str	r3, [r4, #8]
 800381c:	6823      	ldr	r3, [r4, #0]
 800381e:	1c5a      	adds	r2, r3, #1
 8003820:	6022      	str	r2, [r4, #0]
 8003822:	701e      	strb	r6, [r3, #0]
 8003824:	6963      	ldr	r3, [r4, #20]
 8003826:	3001      	adds	r0, #1
 8003828:	4283      	cmp	r3, r0
 800382a:	d004      	beq.n	8003836 <__swbuf_r+0x62>
 800382c:	89a3      	ldrh	r3, [r4, #12]
 800382e:	07db      	lsls	r3, r3, #31
 8003830:	d519      	bpl.n	8003866 <__swbuf_r+0x92>
 8003832:	2e0a      	cmp	r6, #10
 8003834:	d117      	bne.n	8003866 <__swbuf_r+0x92>
 8003836:	4621      	mov	r1, r4
 8003838:	4628      	mov	r0, r5
 800383a:	f000 f911 	bl	8003a60 <_fflush_r>
 800383e:	b190      	cbz	r0, 8003866 <__swbuf_r+0x92>
 8003840:	e00f      	b.n	8003862 <__swbuf_r+0x8e>
 8003842:	4b0b      	ldr	r3, [pc, #44]	; (8003870 <__swbuf_r+0x9c>)
 8003844:	429c      	cmp	r4, r3
 8003846:	d101      	bne.n	800384c <__swbuf_r+0x78>
 8003848:	68ac      	ldr	r4, [r5, #8]
 800384a:	e7d0      	b.n	80037ee <__swbuf_r+0x1a>
 800384c:	4b09      	ldr	r3, [pc, #36]	; (8003874 <__swbuf_r+0xa0>)
 800384e:	429c      	cmp	r4, r3
 8003850:	bf08      	it	eq
 8003852:	68ec      	ldreq	r4, [r5, #12]
 8003854:	e7cb      	b.n	80037ee <__swbuf_r+0x1a>
 8003856:	4621      	mov	r1, r4
 8003858:	4628      	mov	r0, r5
 800385a:	f000 f80d 	bl	8003878 <__swsetup_r>
 800385e:	2800      	cmp	r0, #0
 8003860:	d0cc      	beq.n	80037fc <__swbuf_r+0x28>
 8003862:	f04f 37ff 	mov.w	r7, #4294967295
 8003866:	4638      	mov	r0, r7
 8003868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800386a:	bf00      	nop
 800386c:	08004604 	.word	0x08004604
 8003870:	08004624 	.word	0x08004624
 8003874:	080045e4 	.word	0x080045e4

08003878 <__swsetup_r>:
 8003878:	4b32      	ldr	r3, [pc, #200]	; (8003944 <__swsetup_r+0xcc>)
 800387a:	b570      	push	{r4, r5, r6, lr}
 800387c:	681d      	ldr	r5, [r3, #0]
 800387e:	4606      	mov	r6, r0
 8003880:	460c      	mov	r4, r1
 8003882:	b125      	cbz	r5, 800388e <__swsetup_r+0x16>
 8003884:	69ab      	ldr	r3, [r5, #24]
 8003886:	b913      	cbnz	r3, 800388e <__swsetup_r+0x16>
 8003888:	4628      	mov	r0, r5
 800388a:	f000 f953 	bl	8003b34 <__sinit>
 800388e:	4b2e      	ldr	r3, [pc, #184]	; (8003948 <__swsetup_r+0xd0>)
 8003890:	429c      	cmp	r4, r3
 8003892:	d10f      	bne.n	80038b4 <__swsetup_r+0x3c>
 8003894:	686c      	ldr	r4, [r5, #4]
 8003896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800389a:	b29a      	uxth	r2, r3
 800389c:	0715      	lsls	r5, r2, #28
 800389e:	d42c      	bmi.n	80038fa <__swsetup_r+0x82>
 80038a0:	06d0      	lsls	r0, r2, #27
 80038a2:	d411      	bmi.n	80038c8 <__swsetup_r+0x50>
 80038a4:	2209      	movs	r2, #9
 80038a6:	6032      	str	r2, [r6, #0]
 80038a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038ac:	81a3      	strh	r3, [r4, #12]
 80038ae:	f04f 30ff 	mov.w	r0, #4294967295
 80038b2:	e03e      	b.n	8003932 <__swsetup_r+0xba>
 80038b4:	4b25      	ldr	r3, [pc, #148]	; (800394c <__swsetup_r+0xd4>)
 80038b6:	429c      	cmp	r4, r3
 80038b8:	d101      	bne.n	80038be <__swsetup_r+0x46>
 80038ba:	68ac      	ldr	r4, [r5, #8]
 80038bc:	e7eb      	b.n	8003896 <__swsetup_r+0x1e>
 80038be:	4b24      	ldr	r3, [pc, #144]	; (8003950 <__swsetup_r+0xd8>)
 80038c0:	429c      	cmp	r4, r3
 80038c2:	bf08      	it	eq
 80038c4:	68ec      	ldreq	r4, [r5, #12]
 80038c6:	e7e6      	b.n	8003896 <__swsetup_r+0x1e>
 80038c8:	0751      	lsls	r1, r2, #29
 80038ca:	d512      	bpl.n	80038f2 <__swsetup_r+0x7a>
 80038cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80038ce:	b141      	cbz	r1, 80038e2 <__swsetup_r+0x6a>
 80038d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80038d4:	4299      	cmp	r1, r3
 80038d6:	d002      	beq.n	80038de <__swsetup_r+0x66>
 80038d8:	4630      	mov	r0, r6
 80038da:	f000 fa19 	bl	8003d10 <_free_r>
 80038de:	2300      	movs	r3, #0
 80038e0:	6363      	str	r3, [r4, #52]	; 0x34
 80038e2:	89a3      	ldrh	r3, [r4, #12]
 80038e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80038e8:	81a3      	strh	r3, [r4, #12]
 80038ea:	2300      	movs	r3, #0
 80038ec:	6063      	str	r3, [r4, #4]
 80038ee:	6923      	ldr	r3, [r4, #16]
 80038f0:	6023      	str	r3, [r4, #0]
 80038f2:	89a3      	ldrh	r3, [r4, #12]
 80038f4:	f043 0308 	orr.w	r3, r3, #8
 80038f8:	81a3      	strh	r3, [r4, #12]
 80038fa:	6923      	ldr	r3, [r4, #16]
 80038fc:	b94b      	cbnz	r3, 8003912 <__swsetup_r+0x9a>
 80038fe:	89a3      	ldrh	r3, [r4, #12]
 8003900:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003904:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003908:	d003      	beq.n	8003912 <__swsetup_r+0x9a>
 800390a:	4621      	mov	r1, r4
 800390c:	4630      	mov	r0, r6
 800390e:	f000 f9bf 	bl	8003c90 <__smakebuf_r>
 8003912:	89a2      	ldrh	r2, [r4, #12]
 8003914:	f012 0301 	ands.w	r3, r2, #1
 8003918:	d00c      	beq.n	8003934 <__swsetup_r+0xbc>
 800391a:	2300      	movs	r3, #0
 800391c:	60a3      	str	r3, [r4, #8]
 800391e:	6963      	ldr	r3, [r4, #20]
 8003920:	425b      	negs	r3, r3
 8003922:	61a3      	str	r3, [r4, #24]
 8003924:	6923      	ldr	r3, [r4, #16]
 8003926:	b953      	cbnz	r3, 800393e <__swsetup_r+0xc6>
 8003928:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800392c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003930:	d1ba      	bne.n	80038a8 <__swsetup_r+0x30>
 8003932:	bd70      	pop	{r4, r5, r6, pc}
 8003934:	0792      	lsls	r2, r2, #30
 8003936:	bf58      	it	pl
 8003938:	6963      	ldrpl	r3, [r4, #20]
 800393a:	60a3      	str	r3, [r4, #8]
 800393c:	e7f2      	b.n	8003924 <__swsetup_r+0xac>
 800393e:	2000      	movs	r0, #0
 8003940:	e7f7      	b.n	8003932 <__swsetup_r+0xba>
 8003942:	bf00      	nop
 8003944:	20000010 	.word	0x20000010
 8003948:	08004604 	.word	0x08004604
 800394c:	08004624 	.word	0x08004624
 8003950:	080045e4 	.word	0x080045e4

08003954 <__sflush_r>:
 8003954:	898a      	ldrh	r2, [r1, #12]
 8003956:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800395a:	4605      	mov	r5, r0
 800395c:	0710      	lsls	r0, r2, #28
 800395e:	460c      	mov	r4, r1
 8003960:	d458      	bmi.n	8003a14 <__sflush_r+0xc0>
 8003962:	684b      	ldr	r3, [r1, #4]
 8003964:	2b00      	cmp	r3, #0
 8003966:	dc05      	bgt.n	8003974 <__sflush_r+0x20>
 8003968:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800396a:	2b00      	cmp	r3, #0
 800396c:	dc02      	bgt.n	8003974 <__sflush_r+0x20>
 800396e:	2000      	movs	r0, #0
 8003970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003974:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003976:	2e00      	cmp	r6, #0
 8003978:	d0f9      	beq.n	800396e <__sflush_r+0x1a>
 800397a:	2300      	movs	r3, #0
 800397c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003980:	682f      	ldr	r7, [r5, #0]
 8003982:	6a21      	ldr	r1, [r4, #32]
 8003984:	602b      	str	r3, [r5, #0]
 8003986:	d032      	beq.n	80039ee <__sflush_r+0x9a>
 8003988:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800398a:	89a3      	ldrh	r3, [r4, #12]
 800398c:	075a      	lsls	r2, r3, #29
 800398e:	d505      	bpl.n	800399c <__sflush_r+0x48>
 8003990:	6863      	ldr	r3, [r4, #4]
 8003992:	1ac0      	subs	r0, r0, r3
 8003994:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003996:	b10b      	cbz	r3, 800399c <__sflush_r+0x48>
 8003998:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800399a:	1ac0      	subs	r0, r0, r3
 800399c:	2300      	movs	r3, #0
 800399e:	4602      	mov	r2, r0
 80039a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80039a2:	6a21      	ldr	r1, [r4, #32]
 80039a4:	4628      	mov	r0, r5
 80039a6:	47b0      	blx	r6
 80039a8:	1c43      	adds	r3, r0, #1
 80039aa:	89a3      	ldrh	r3, [r4, #12]
 80039ac:	d106      	bne.n	80039bc <__sflush_r+0x68>
 80039ae:	6829      	ldr	r1, [r5, #0]
 80039b0:	291d      	cmp	r1, #29
 80039b2:	d848      	bhi.n	8003a46 <__sflush_r+0xf2>
 80039b4:	4a29      	ldr	r2, [pc, #164]	; (8003a5c <__sflush_r+0x108>)
 80039b6:	40ca      	lsrs	r2, r1
 80039b8:	07d6      	lsls	r6, r2, #31
 80039ba:	d544      	bpl.n	8003a46 <__sflush_r+0xf2>
 80039bc:	2200      	movs	r2, #0
 80039be:	6062      	str	r2, [r4, #4]
 80039c0:	04d9      	lsls	r1, r3, #19
 80039c2:	6922      	ldr	r2, [r4, #16]
 80039c4:	6022      	str	r2, [r4, #0]
 80039c6:	d504      	bpl.n	80039d2 <__sflush_r+0x7e>
 80039c8:	1c42      	adds	r2, r0, #1
 80039ca:	d101      	bne.n	80039d0 <__sflush_r+0x7c>
 80039cc:	682b      	ldr	r3, [r5, #0]
 80039ce:	b903      	cbnz	r3, 80039d2 <__sflush_r+0x7e>
 80039d0:	6560      	str	r0, [r4, #84]	; 0x54
 80039d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80039d4:	602f      	str	r7, [r5, #0]
 80039d6:	2900      	cmp	r1, #0
 80039d8:	d0c9      	beq.n	800396e <__sflush_r+0x1a>
 80039da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80039de:	4299      	cmp	r1, r3
 80039e0:	d002      	beq.n	80039e8 <__sflush_r+0x94>
 80039e2:	4628      	mov	r0, r5
 80039e4:	f000 f994 	bl	8003d10 <_free_r>
 80039e8:	2000      	movs	r0, #0
 80039ea:	6360      	str	r0, [r4, #52]	; 0x34
 80039ec:	e7c0      	b.n	8003970 <__sflush_r+0x1c>
 80039ee:	2301      	movs	r3, #1
 80039f0:	4628      	mov	r0, r5
 80039f2:	47b0      	blx	r6
 80039f4:	1c41      	adds	r1, r0, #1
 80039f6:	d1c8      	bne.n	800398a <__sflush_r+0x36>
 80039f8:	682b      	ldr	r3, [r5, #0]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d0c5      	beq.n	800398a <__sflush_r+0x36>
 80039fe:	2b1d      	cmp	r3, #29
 8003a00:	d001      	beq.n	8003a06 <__sflush_r+0xb2>
 8003a02:	2b16      	cmp	r3, #22
 8003a04:	d101      	bne.n	8003a0a <__sflush_r+0xb6>
 8003a06:	602f      	str	r7, [r5, #0]
 8003a08:	e7b1      	b.n	800396e <__sflush_r+0x1a>
 8003a0a:	89a3      	ldrh	r3, [r4, #12]
 8003a0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a10:	81a3      	strh	r3, [r4, #12]
 8003a12:	e7ad      	b.n	8003970 <__sflush_r+0x1c>
 8003a14:	690f      	ldr	r7, [r1, #16]
 8003a16:	2f00      	cmp	r7, #0
 8003a18:	d0a9      	beq.n	800396e <__sflush_r+0x1a>
 8003a1a:	0793      	lsls	r3, r2, #30
 8003a1c:	680e      	ldr	r6, [r1, #0]
 8003a1e:	bf08      	it	eq
 8003a20:	694b      	ldreq	r3, [r1, #20]
 8003a22:	600f      	str	r7, [r1, #0]
 8003a24:	bf18      	it	ne
 8003a26:	2300      	movne	r3, #0
 8003a28:	eba6 0807 	sub.w	r8, r6, r7
 8003a2c:	608b      	str	r3, [r1, #8]
 8003a2e:	f1b8 0f00 	cmp.w	r8, #0
 8003a32:	dd9c      	ble.n	800396e <__sflush_r+0x1a>
 8003a34:	4643      	mov	r3, r8
 8003a36:	463a      	mov	r2, r7
 8003a38:	6a21      	ldr	r1, [r4, #32]
 8003a3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003a3c:	4628      	mov	r0, r5
 8003a3e:	47b0      	blx	r6
 8003a40:	2800      	cmp	r0, #0
 8003a42:	dc06      	bgt.n	8003a52 <__sflush_r+0xfe>
 8003a44:	89a3      	ldrh	r3, [r4, #12]
 8003a46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a4a:	81a3      	strh	r3, [r4, #12]
 8003a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a50:	e78e      	b.n	8003970 <__sflush_r+0x1c>
 8003a52:	4407      	add	r7, r0
 8003a54:	eba8 0800 	sub.w	r8, r8, r0
 8003a58:	e7e9      	b.n	8003a2e <__sflush_r+0xda>
 8003a5a:	bf00      	nop
 8003a5c:	20400001 	.word	0x20400001

08003a60 <_fflush_r>:
 8003a60:	b538      	push	{r3, r4, r5, lr}
 8003a62:	690b      	ldr	r3, [r1, #16]
 8003a64:	4605      	mov	r5, r0
 8003a66:	460c      	mov	r4, r1
 8003a68:	b1db      	cbz	r3, 8003aa2 <_fflush_r+0x42>
 8003a6a:	b118      	cbz	r0, 8003a74 <_fflush_r+0x14>
 8003a6c:	6983      	ldr	r3, [r0, #24]
 8003a6e:	b90b      	cbnz	r3, 8003a74 <_fflush_r+0x14>
 8003a70:	f000 f860 	bl	8003b34 <__sinit>
 8003a74:	4b0c      	ldr	r3, [pc, #48]	; (8003aa8 <_fflush_r+0x48>)
 8003a76:	429c      	cmp	r4, r3
 8003a78:	d109      	bne.n	8003a8e <_fflush_r+0x2e>
 8003a7a:	686c      	ldr	r4, [r5, #4]
 8003a7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a80:	b17b      	cbz	r3, 8003aa2 <_fflush_r+0x42>
 8003a82:	4621      	mov	r1, r4
 8003a84:	4628      	mov	r0, r5
 8003a86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a8a:	f7ff bf63 	b.w	8003954 <__sflush_r>
 8003a8e:	4b07      	ldr	r3, [pc, #28]	; (8003aac <_fflush_r+0x4c>)
 8003a90:	429c      	cmp	r4, r3
 8003a92:	d101      	bne.n	8003a98 <_fflush_r+0x38>
 8003a94:	68ac      	ldr	r4, [r5, #8]
 8003a96:	e7f1      	b.n	8003a7c <_fflush_r+0x1c>
 8003a98:	4b05      	ldr	r3, [pc, #20]	; (8003ab0 <_fflush_r+0x50>)
 8003a9a:	429c      	cmp	r4, r3
 8003a9c:	bf08      	it	eq
 8003a9e:	68ec      	ldreq	r4, [r5, #12]
 8003aa0:	e7ec      	b.n	8003a7c <_fflush_r+0x1c>
 8003aa2:	2000      	movs	r0, #0
 8003aa4:	bd38      	pop	{r3, r4, r5, pc}
 8003aa6:	bf00      	nop
 8003aa8:	08004604 	.word	0x08004604
 8003aac:	08004624 	.word	0x08004624
 8003ab0:	080045e4 	.word	0x080045e4

08003ab4 <std>:
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	b510      	push	{r4, lr}
 8003ab8:	4604      	mov	r4, r0
 8003aba:	e9c0 3300 	strd	r3, r3, [r0]
 8003abe:	6083      	str	r3, [r0, #8]
 8003ac0:	8181      	strh	r1, [r0, #12]
 8003ac2:	6643      	str	r3, [r0, #100]	; 0x64
 8003ac4:	81c2      	strh	r2, [r0, #14]
 8003ac6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003aca:	6183      	str	r3, [r0, #24]
 8003acc:	4619      	mov	r1, r3
 8003ace:	2208      	movs	r2, #8
 8003ad0:	305c      	adds	r0, #92	; 0x5c
 8003ad2:	f7ff fdfa 	bl	80036ca <memset>
 8003ad6:	4b05      	ldr	r3, [pc, #20]	; (8003aec <std+0x38>)
 8003ad8:	6263      	str	r3, [r4, #36]	; 0x24
 8003ada:	4b05      	ldr	r3, [pc, #20]	; (8003af0 <std+0x3c>)
 8003adc:	62a3      	str	r3, [r4, #40]	; 0x28
 8003ade:	4b05      	ldr	r3, [pc, #20]	; (8003af4 <std+0x40>)
 8003ae0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003ae2:	4b05      	ldr	r3, [pc, #20]	; (8003af8 <std+0x44>)
 8003ae4:	6224      	str	r4, [r4, #32]
 8003ae6:	6323      	str	r3, [r4, #48]	; 0x30
 8003ae8:	bd10      	pop	{r4, pc}
 8003aea:	bf00      	nop
 8003aec:	08004411 	.word	0x08004411
 8003af0:	08004433 	.word	0x08004433
 8003af4:	0800446b 	.word	0x0800446b
 8003af8:	0800448f 	.word	0x0800448f

08003afc <_cleanup_r>:
 8003afc:	4901      	ldr	r1, [pc, #4]	; (8003b04 <_cleanup_r+0x8>)
 8003afe:	f000 b885 	b.w	8003c0c <_fwalk_reent>
 8003b02:	bf00      	nop
 8003b04:	08003a61 	.word	0x08003a61

08003b08 <__sfmoreglue>:
 8003b08:	b570      	push	{r4, r5, r6, lr}
 8003b0a:	1e4a      	subs	r2, r1, #1
 8003b0c:	2568      	movs	r5, #104	; 0x68
 8003b0e:	4355      	muls	r5, r2
 8003b10:	460e      	mov	r6, r1
 8003b12:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003b16:	f000 f949 	bl	8003dac <_malloc_r>
 8003b1a:	4604      	mov	r4, r0
 8003b1c:	b140      	cbz	r0, 8003b30 <__sfmoreglue+0x28>
 8003b1e:	2100      	movs	r1, #0
 8003b20:	e9c0 1600 	strd	r1, r6, [r0]
 8003b24:	300c      	adds	r0, #12
 8003b26:	60a0      	str	r0, [r4, #8]
 8003b28:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003b2c:	f7ff fdcd 	bl	80036ca <memset>
 8003b30:	4620      	mov	r0, r4
 8003b32:	bd70      	pop	{r4, r5, r6, pc}

08003b34 <__sinit>:
 8003b34:	6983      	ldr	r3, [r0, #24]
 8003b36:	b510      	push	{r4, lr}
 8003b38:	4604      	mov	r4, r0
 8003b3a:	bb33      	cbnz	r3, 8003b8a <__sinit+0x56>
 8003b3c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8003b40:	6503      	str	r3, [r0, #80]	; 0x50
 8003b42:	4b12      	ldr	r3, [pc, #72]	; (8003b8c <__sinit+0x58>)
 8003b44:	4a12      	ldr	r2, [pc, #72]	; (8003b90 <__sinit+0x5c>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	6282      	str	r2, [r0, #40]	; 0x28
 8003b4a:	4298      	cmp	r0, r3
 8003b4c:	bf04      	itt	eq
 8003b4e:	2301      	moveq	r3, #1
 8003b50:	6183      	streq	r3, [r0, #24]
 8003b52:	f000 f81f 	bl	8003b94 <__sfp>
 8003b56:	6060      	str	r0, [r4, #4]
 8003b58:	4620      	mov	r0, r4
 8003b5a:	f000 f81b 	bl	8003b94 <__sfp>
 8003b5e:	60a0      	str	r0, [r4, #8]
 8003b60:	4620      	mov	r0, r4
 8003b62:	f000 f817 	bl	8003b94 <__sfp>
 8003b66:	2200      	movs	r2, #0
 8003b68:	60e0      	str	r0, [r4, #12]
 8003b6a:	2104      	movs	r1, #4
 8003b6c:	6860      	ldr	r0, [r4, #4]
 8003b6e:	f7ff ffa1 	bl	8003ab4 <std>
 8003b72:	2201      	movs	r2, #1
 8003b74:	2109      	movs	r1, #9
 8003b76:	68a0      	ldr	r0, [r4, #8]
 8003b78:	f7ff ff9c 	bl	8003ab4 <std>
 8003b7c:	2202      	movs	r2, #2
 8003b7e:	2112      	movs	r1, #18
 8003b80:	68e0      	ldr	r0, [r4, #12]
 8003b82:	f7ff ff97 	bl	8003ab4 <std>
 8003b86:	2301      	movs	r3, #1
 8003b88:	61a3      	str	r3, [r4, #24]
 8003b8a:	bd10      	pop	{r4, pc}
 8003b8c:	080045e0 	.word	0x080045e0
 8003b90:	08003afd 	.word	0x08003afd

08003b94 <__sfp>:
 8003b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b96:	4b1b      	ldr	r3, [pc, #108]	; (8003c04 <__sfp+0x70>)
 8003b98:	681e      	ldr	r6, [r3, #0]
 8003b9a:	69b3      	ldr	r3, [r6, #24]
 8003b9c:	4607      	mov	r7, r0
 8003b9e:	b913      	cbnz	r3, 8003ba6 <__sfp+0x12>
 8003ba0:	4630      	mov	r0, r6
 8003ba2:	f7ff ffc7 	bl	8003b34 <__sinit>
 8003ba6:	3648      	adds	r6, #72	; 0x48
 8003ba8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003bac:	3b01      	subs	r3, #1
 8003bae:	d503      	bpl.n	8003bb8 <__sfp+0x24>
 8003bb0:	6833      	ldr	r3, [r6, #0]
 8003bb2:	b133      	cbz	r3, 8003bc2 <__sfp+0x2e>
 8003bb4:	6836      	ldr	r6, [r6, #0]
 8003bb6:	e7f7      	b.n	8003ba8 <__sfp+0x14>
 8003bb8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003bbc:	b16d      	cbz	r5, 8003bda <__sfp+0x46>
 8003bbe:	3468      	adds	r4, #104	; 0x68
 8003bc0:	e7f4      	b.n	8003bac <__sfp+0x18>
 8003bc2:	2104      	movs	r1, #4
 8003bc4:	4638      	mov	r0, r7
 8003bc6:	f7ff ff9f 	bl	8003b08 <__sfmoreglue>
 8003bca:	6030      	str	r0, [r6, #0]
 8003bcc:	2800      	cmp	r0, #0
 8003bce:	d1f1      	bne.n	8003bb4 <__sfp+0x20>
 8003bd0:	230c      	movs	r3, #12
 8003bd2:	603b      	str	r3, [r7, #0]
 8003bd4:	4604      	mov	r4, r0
 8003bd6:	4620      	mov	r0, r4
 8003bd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bda:	4b0b      	ldr	r3, [pc, #44]	; (8003c08 <__sfp+0x74>)
 8003bdc:	6665      	str	r5, [r4, #100]	; 0x64
 8003bde:	e9c4 5500 	strd	r5, r5, [r4]
 8003be2:	60a5      	str	r5, [r4, #8]
 8003be4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8003be8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8003bec:	2208      	movs	r2, #8
 8003bee:	4629      	mov	r1, r5
 8003bf0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003bf4:	f7ff fd69 	bl	80036ca <memset>
 8003bf8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003bfc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003c00:	e7e9      	b.n	8003bd6 <__sfp+0x42>
 8003c02:	bf00      	nop
 8003c04:	080045e0 	.word	0x080045e0
 8003c08:	ffff0001 	.word	0xffff0001

08003c0c <_fwalk_reent>:
 8003c0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c10:	4680      	mov	r8, r0
 8003c12:	4689      	mov	r9, r1
 8003c14:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003c18:	2600      	movs	r6, #0
 8003c1a:	b914      	cbnz	r4, 8003c22 <_fwalk_reent+0x16>
 8003c1c:	4630      	mov	r0, r6
 8003c1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c22:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8003c26:	3f01      	subs	r7, #1
 8003c28:	d501      	bpl.n	8003c2e <_fwalk_reent+0x22>
 8003c2a:	6824      	ldr	r4, [r4, #0]
 8003c2c:	e7f5      	b.n	8003c1a <_fwalk_reent+0xe>
 8003c2e:	89ab      	ldrh	r3, [r5, #12]
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d907      	bls.n	8003c44 <_fwalk_reent+0x38>
 8003c34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c38:	3301      	adds	r3, #1
 8003c3a:	d003      	beq.n	8003c44 <_fwalk_reent+0x38>
 8003c3c:	4629      	mov	r1, r5
 8003c3e:	4640      	mov	r0, r8
 8003c40:	47c8      	blx	r9
 8003c42:	4306      	orrs	r6, r0
 8003c44:	3568      	adds	r5, #104	; 0x68
 8003c46:	e7ee      	b.n	8003c26 <_fwalk_reent+0x1a>

08003c48 <__swhatbuf_r>:
 8003c48:	b570      	push	{r4, r5, r6, lr}
 8003c4a:	460e      	mov	r6, r1
 8003c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c50:	2900      	cmp	r1, #0
 8003c52:	b096      	sub	sp, #88	; 0x58
 8003c54:	4614      	mov	r4, r2
 8003c56:	461d      	mov	r5, r3
 8003c58:	da07      	bge.n	8003c6a <__swhatbuf_r+0x22>
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	602b      	str	r3, [r5, #0]
 8003c5e:	89b3      	ldrh	r3, [r6, #12]
 8003c60:	061a      	lsls	r2, r3, #24
 8003c62:	d410      	bmi.n	8003c86 <__swhatbuf_r+0x3e>
 8003c64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c68:	e00e      	b.n	8003c88 <__swhatbuf_r+0x40>
 8003c6a:	466a      	mov	r2, sp
 8003c6c:	f000 fc36 	bl	80044dc <_fstat_r>
 8003c70:	2800      	cmp	r0, #0
 8003c72:	dbf2      	blt.n	8003c5a <__swhatbuf_r+0x12>
 8003c74:	9a01      	ldr	r2, [sp, #4]
 8003c76:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003c7a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003c7e:	425a      	negs	r2, r3
 8003c80:	415a      	adcs	r2, r3
 8003c82:	602a      	str	r2, [r5, #0]
 8003c84:	e7ee      	b.n	8003c64 <__swhatbuf_r+0x1c>
 8003c86:	2340      	movs	r3, #64	; 0x40
 8003c88:	2000      	movs	r0, #0
 8003c8a:	6023      	str	r3, [r4, #0]
 8003c8c:	b016      	add	sp, #88	; 0x58
 8003c8e:	bd70      	pop	{r4, r5, r6, pc}

08003c90 <__smakebuf_r>:
 8003c90:	898b      	ldrh	r3, [r1, #12]
 8003c92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003c94:	079d      	lsls	r5, r3, #30
 8003c96:	4606      	mov	r6, r0
 8003c98:	460c      	mov	r4, r1
 8003c9a:	d507      	bpl.n	8003cac <__smakebuf_r+0x1c>
 8003c9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003ca0:	6023      	str	r3, [r4, #0]
 8003ca2:	6123      	str	r3, [r4, #16]
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	6163      	str	r3, [r4, #20]
 8003ca8:	b002      	add	sp, #8
 8003caa:	bd70      	pop	{r4, r5, r6, pc}
 8003cac:	ab01      	add	r3, sp, #4
 8003cae:	466a      	mov	r2, sp
 8003cb0:	f7ff ffca 	bl	8003c48 <__swhatbuf_r>
 8003cb4:	9900      	ldr	r1, [sp, #0]
 8003cb6:	4605      	mov	r5, r0
 8003cb8:	4630      	mov	r0, r6
 8003cba:	f000 f877 	bl	8003dac <_malloc_r>
 8003cbe:	b948      	cbnz	r0, 8003cd4 <__smakebuf_r+0x44>
 8003cc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cc4:	059a      	lsls	r2, r3, #22
 8003cc6:	d4ef      	bmi.n	8003ca8 <__smakebuf_r+0x18>
 8003cc8:	f023 0303 	bic.w	r3, r3, #3
 8003ccc:	f043 0302 	orr.w	r3, r3, #2
 8003cd0:	81a3      	strh	r3, [r4, #12]
 8003cd2:	e7e3      	b.n	8003c9c <__smakebuf_r+0xc>
 8003cd4:	4b0d      	ldr	r3, [pc, #52]	; (8003d0c <__smakebuf_r+0x7c>)
 8003cd6:	62b3      	str	r3, [r6, #40]	; 0x28
 8003cd8:	89a3      	ldrh	r3, [r4, #12]
 8003cda:	6020      	str	r0, [r4, #0]
 8003cdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ce0:	81a3      	strh	r3, [r4, #12]
 8003ce2:	9b00      	ldr	r3, [sp, #0]
 8003ce4:	6163      	str	r3, [r4, #20]
 8003ce6:	9b01      	ldr	r3, [sp, #4]
 8003ce8:	6120      	str	r0, [r4, #16]
 8003cea:	b15b      	cbz	r3, 8003d04 <__smakebuf_r+0x74>
 8003cec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cf0:	4630      	mov	r0, r6
 8003cf2:	f000 fc05 	bl	8004500 <_isatty_r>
 8003cf6:	b128      	cbz	r0, 8003d04 <__smakebuf_r+0x74>
 8003cf8:	89a3      	ldrh	r3, [r4, #12]
 8003cfa:	f023 0303 	bic.w	r3, r3, #3
 8003cfe:	f043 0301 	orr.w	r3, r3, #1
 8003d02:	81a3      	strh	r3, [r4, #12]
 8003d04:	89a3      	ldrh	r3, [r4, #12]
 8003d06:	431d      	orrs	r5, r3
 8003d08:	81a5      	strh	r5, [r4, #12]
 8003d0a:	e7cd      	b.n	8003ca8 <__smakebuf_r+0x18>
 8003d0c:	08003afd 	.word	0x08003afd

08003d10 <_free_r>:
 8003d10:	b538      	push	{r3, r4, r5, lr}
 8003d12:	4605      	mov	r5, r0
 8003d14:	2900      	cmp	r1, #0
 8003d16:	d045      	beq.n	8003da4 <_free_r+0x94>
 8003d18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d1c:	1f0c      	subs	r4, r1, #4
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	bfb8      	it	lt
 8003d22:	18e4      	addlt	r4, r4, r3
 8003d24:	f000 fc0e 	bl	8004544 <__malloc_lock>
 8003d28:	4a1f      	ldr	r2, [pc, #124]	; (8003da8 <_free_r+0x98>)
 8003d2a:	6813      	ldr	r3, [r2, #0]
 8003d2c:	4610      	mov	r0, r2
 8003d2e:	b933      	cbnz	r3, 8003d3e <_free_r+0x2e>
 8003d30:	6063      	str	r3, [r4, #4]
 8003d32:	6014      	str	r4, [r2, #0]
 8003d34:	4628      	mov	r0, r5
 8003d36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d3a:	f000 bc04 	b.w	8004546 <__malloc_unlock>
 8003d3e:	42a3      	cmp	r3, r4
 8003d40:	d90c      	bls.n	8003d5c <_free_r+0x4c>
 8003d42:	6821      	ldr	r1, [r4, #0]
 8003d44:	1862      	adds	r2, r4, r1
 8003d46:	4293      	cmp	r3, r2
 8003d48:	bf04      	itt	eq
 8003d4a:	681a      	ldreq	r2, [r3, #0]
 8003d4c:	685b      	ldreq	r3, [r3, #4]
 8003d4e:	6063      	str	r3, [r4, #4]
 8003d50:	bf04      	itt	eq
 8003d52:	1852      	addeq	r2, r2, r1
 8003d54:	6022      	streq	r2, [r4, #0]
 8003d56:	6004      	str	r4, [r0, #0]
 8003d58:	e7ec      	b.n	8003d34 <_free_r+0x24>
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	685a      	ldr	r2, [r3, #4]
 8003d5e:	b10a      	cbz	r2, 8003d64 <_free_r+0x54>
 8003d60:	42a2      	cmp	r2, r4
 8003d62:	d9fa      	bls.n	8003d5a <_free_r+0x4a>
 8003d64:	6819      	ldr	r1, [r3, #0]
 8003d66:	1858      	adds	r0, r3, r1
 8003d68:	42a0      	cmp	r0, r4
 8003d6a:	d10b      	bne.n	8003d84 <_free_r+0x74>
 8003d6c:	6820      	ldr	r0, [r4, #0]
 8003d6e:	4401      	add	r1, r0
 8003d70:	1858      	adds	r0, r3, r1
 8003d72:	4282      	cmp	r2, r0
 8003d74:	6019      	str	r1, [r3, #0]
 8003d76:	d1dd      	bne.n	8003d34 <_free_r+0x24>
 8003d78:	6810      	ldr	r0, [r2, #0]
 8003d7a:	6852      	ldr	r2, [r2, #4]
 8003d7c:	605a      	str	r2, [r3, #4]
 8003d7e:	4401      	add	r1, r0
 8003d80:	6019      	str	r1, [r3, #0]
 8003d82:	e7d7      	b.n	8003d34 <_free_r+0x24>
 8003d84:	d902      	bls.n	8003d8c <_free_r+0x7c>
 8003d86:	230c      	movs	r3, #12
 8003d88:	602b      	str	r3, [r5, #0]
 8003d8a:	e7d3      	b.n	8003d34 <_free_r+0x24>
 8003d8c:	6820      	ldr	r0, [r4, #0]
 8003d8e:	1821      	adds	r1, r4, r0
 8003d90:	428a      	cmp	r2, r1
 8003d92:	bf04      	itt	eq
 8003d94:	6811      	ldreq	r1, [r2, #0]
 8003d96:	6852      	ldreq	r2, [r2, #4]
 8003d98:	6062      	str	r2, [r4, #4]
 8003d9a:	bf04      	itt	eq
 8003d9c:	1809      	addeq	r1, r1, r0
 8003d9e:	6021      	streq	r1, [r4, #0]
 8003da0:	605c      	str	r4, [r3, #4]
 8003da2:	e7c7      	b.n	8003d34 <_free_r+0x24>
 8003da4:	bd38      	pop	{r3, r4, r5, pc}
 8003da6:	bf00      	nop
 8003da8:	20004034 	.word	0x20004034

08003dac <_malloc_r>:
 8003dac:	b570      	push	{r4, r5, r6, lr}
 8003dae:	1ccd      	adds	r5, r1, #3
 8003db0:	f025 0503 	bic.w	r5, r5, #3
 8003db4:	3508      	adds	r5, #8
 8003db6:	2d0c      	cmp	r5, #12
 8003db8:	bf38      	it	cc
 8003dba:	250c      	movcc	r5, #12
 8003dbc:	2d00      	cmp	r5, #0
 8003dbe:	4606      	mov	r6, r0
 8003dc0:	db01      	blt.n	8003dc6 <_malloc_r+0x1a>
 8003dc2:	42a9      	cmp	r1, r5
 8003dc4:	d903      	bls.n	8003dce <_malloc_r+0x22>
 8003dc6:	230c      	movs	r3, #12
 8003dc8:	6033      	str	r3, [r6, #0]
 8003dca:	2000      	movs	r0, #0
 8003dcc:	bd70      	pop	{r4, r5, r6, pc}
 8003dce:	f000 fbb9 	bl	8004544 <__malloc_lock>
 8003dd2:	4a21      	ldr	r2, [pc, #132]	; (8003e58 <_malloc_r+0xac>)
 8003dd4:	6814      	ldr	r4, [r2, #0]
 8003dd6:	4621      	mov	r1, r4
 8003dd8:	b991      	cbnz	r1, 8003e00 <_malloc_r+0x54>
 8003dda:	4c20      	ldr	r4, [pc, #128]	; (8003e5c <_malloc_r+0xb0>)
 8003ddc:	6823      	ldr	r3, [r4, #0]
 8003dde:	b91b      	cbnz	r3, 8003de8 <_malloc_r+0x3c>
 8003de0:	4630      	mov	r0, r6
 8003de2:	f000 fb05 	bl	80043f0 <_sbrk_r>
 8003de6:	6020      	str	r0, [r4, #0]
 8003de8:	4629      	mov	r1, r5
 8003dea:	4630      	mov	r0, r6
 8003dec:	f000 fb00 	bl	80043f0 <_sbrk_r>
 8003df0:	1c43      	adds	r3, r0, #1
 8003df2:	d124      	bne.n	8003e3e <_malloc_r+0x92>
 8003df4:	230c      	movs	r3, #12
 8003df6:	6033      	str	r3, [r6, #0]
 8003df8:	4630      	mov	r0, r6
 8003dfa:	f000 fba4 	bl	8004546 <__malloc_unlock>
 8003dfe:	e7e4      	b.n	8003dca <_malloc_r+0x1e>
 8003e00:	680b      	ldr	r3, [r1, #0]
 8003e02:	1b5b      	subs	r3, r3, r5
 8003e04:	d418      	bmi.n	8003e38 <_malloc_r+0x8c>
 8003e06:	2b0b      	cmp	r3, #11
 8003e08:	d90f      	bls.n	8003e2a <_malloc_r+0x7e>
 8003e0a:	600b      	str	r3, [r1, #0]
 8003e0c:	50cd      	str	r5, [r1, r3]
 8003e0e:	18cc      	adds	r4, r1, r3
 8003e10:	4630      	mov	r0, r6
 8003e12:	f000 fb98 	bl	8004546 <__malloc_unlock>
 8003e16:	f104 000b 	add.w	r0, r4, #11
 8003e1a:	1d23      	adds	r3, r4, #4
 8003e1c:	f020 0007 	bic.w	r0, r0, #7
 8003e20:	1ac3      	subs	r3, r0, r3
 8003e22:	d0d3      	beq.n	8003dcc <_malloc_r+0x20>
 8003e24:	425a      	negs	r2, r3
 8003e26:	50e2      	str	r2, [r4, r3]
 8003e28:	e7d0      	b.n	8003dcc <_malloc_r+0x20>
 8003e2a:	428c      	cmp	r4, r1
 8003e2c:	684b      	ldr	r3, [r1, #4]
 8003e2e:	bf16      	itet	ne
 8003e30:	6063      	strne	r3, [r4, #4]
 8003e32:	6013      	streq	r3, [r2, #0]
 8003e34:	460c      	movne	r4, r1
 8003e36:	e7eb      	b.n	8003e10 <_malloc_r+0x64>
 8003e38:	460c      	mov	r4, r1
 8003e3a:	6849      	ldr	r1, [r1, #4]
 8003e3c:	e7cc      	b.n	8003dd8 <_malloc_r+0x2c>
 8003e3e:	1cc4      	adds	r4, r0, #3
 8003e40:	f024 0403 	bic.w	r4, r4, #3
 8003e44:	42a0      	cmp	r0, r4
 8003e46:	d005      	beq.n	8003e54 <_malloc_r+0xa8>
 8003e48:	1a21      	subs	r1, r4, r0
 8003e4a:	4630      	mov	r0, r6
 8003e4c:	f000 fad0 	bl	80043f0 <_sbrk_r>
 8003e50:	3001      	adds	r0, #1
 8003e52:	d0cf      	beq.n	8003df4 <_malloc_r+0x48>
 8003e54:	6025      	str	r5, [r4, #0]
 8003e56:	e7db      	b.n	8003e10 <_malloc_r+0x64>
 8003e58:	20004034 	.word	0x20004034
 8003e5c:	20004038 	.word	0x20004038

08003e60 <__sfputc_r>:
 8003e60:	6893      	ldr	r3, [r2, #8]
 8003e62:	3b01      	subs	r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	b410      	push	{r4}
 8003e68:	6093      	str	r3, [r2, #8]
 8003e6a:	da08      	bge.n	8003e7e <__sfputc_r+0x1e>
 8003e6c:	6994      	ldr	r4, [r2, #24]
 8003e6e:	42a3      	cmp	r3, r4
 8003e70:	db01      	blt.n	8003e76 <__sfputc_r+0x16>
 8003e72:	290a      	cmp	r1, #10
 8003e74:	d103      	bne.n	8003e7e <__sfputc_r+0x1e>
 8003e76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e7a:	f7ff bcab 	b.w	80037d4 <__swbuf_r>
 8003e7e:	6813      	ldr	r3, [r2, #0]
 8003e80:	1c58      	adds	r0, r3, #1
 8003e82:	6010      	str	r0, [r2, #0]
 8003e84:	7019      	strb	r1, [r3, #0]
 8003e86:	4608      	mov	r0, r1
 8003e88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e8c:	4770      	bx	lr

08003e8e <__sfputs_r>:
 8003e8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e90:	4606      	mov	r6, r0
 8003e92:	460f      	mov	r7, r1
 8003e94:	4614      	mov	r4, r2
 8003e96:	18d5      	adds	r5, r2, r3
 8003e98:	42ac      	cmp	r4, r5
 8003e9a:	d101      	bne.n	8003ea0 <__sfputs_r+0x12>
 8003e9c:	2000      	movs	r0, #0
 8003e9e:	e007      	b.n	8003eb0 <__sfputs_r+0x22>
 8003ea0:	463a      	mov	r2, r7
 8003ea2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ea6:	4630      	mov	r0, r6
 8003ea8:	f7ff ffda 	bl	8003e60 <__sfputc_r>
 8003eac:	1c43      	adds	r3, r0, #1
 8003eae:	d1f3      	bne.n	8003e98 <__sfputs_r+0xa>
 8003eb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003eb4 <_vfiprintf_r>:
 8003eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eb8:	460c      	mov	r4, r1
 8003eba:	b09d      	sub	sp, #116	; 0x74
 8003ebc:	4617      	mov	r7, r2
 8003ebe:	461d      	mov	r5, r3
 8003ec0:	4606      	mov	r6, r0
 8003ec2:	b118      	cbz	r0, 8003ecc <_vfiprintf_r+0x18>
 8003ec4:	6983      	ldr	r3, [r0, #24]
 8003ec6:	b90b      	cbnz	r3, 8003ecc <_vfiprintf_r+0x18>
 8003ec8:	f7ff fe34 	bl	8003b34 <__sinit>
 8003ecc:	4b7c      	ldr	r3, [pc, #496]	; (80040c0 <_vfiprintf_r+0x20c>)
 8003ece:	429c      	cmp	r4, r3
 8003ed0:	d158      	bne.n	8003f84 <_vfiprintf_r+0xd0>
 8003ed2:	6874      	ldr	r4, [r6, #4]
 8003ed4:	89a3      	ldrh	r3, [r4, #12]
 8003ed6:	0718      	lsls	r0, r3, #28
 8003ed8:	d55e      	bpl.n	8003f98 <_vfiprintf_r+0xe4>
 8003eda:	6923      	ldr	r3, [r4, #16]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d05b      	beq.n	8003f98 <_vfiprintf_r+0xe4>
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	9309      	str	r3, [sp, #36]	; 0x24
 8003ee4:	2320      	movs	r3, #32
 8003ee6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003eea:	2330      	movs	r3, #48	; 0x30
 8003eec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003ef0:	9503      	str	r5, [sp, #12]
 8003ef2:	f04f 0b01 	mov.w	fp, #1
 8003ef6:	46b8      	mov	r8, r7
 8003ef8:	4645      	mov	r5, r8
 8003efa:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003efe:	b10b      	cbz	r3, 8003f04 <_vfiprintf_r+0x50>
 8003f00:	2b25      	cmp	r3, #37	; 0x25
 8003f02:	d154      	bne.n	8003fae <_vfiprintf_r+0xfa>
 8003f04:	ebb8 0a07 	subs.w	sl, r8, r7
 8003f08:	d00b      	beq.n	8003f22 <_vfiprintf_r+0x6e>
 8003f0a:	4653      	mov	r3, sl
 8003f0c:	463a      	mov	r2, r7
 8003f0e:	4621      	mov	r1, r4
 8003f10:	4630      	mov	r0, r6
 8003f12:	f7ff ffbc 	bl	8003e8e <__sfputs_r>
 8003f16:	3001      	adds	r0, #1
 8003f18:	f000 80c2 	beq.w	80040a0 <_vfiprintf_r+0x1ec>
 8003f1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f1e:	4453      	add	r3, sl
 8003f20:	9309      	str	r3, [sp, #36]	; 0x24
 8003f22:	f898 3000 	ldrb.w	r3, [r8]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	f000 80ba 	beq.w	80040a0 <_vfiprintf_r+0x1ec>
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8003f32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f36:	9304      	str	r3, [sp, #16]
 8003f38:	9307      	str	r3, [sp, #28]
 8003f3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003f3e:	931a      	str	r3, [sp, #104]	; 0x68
 8003f40:	46a8      	mov	r8, r5
 8003f42:	2205      	movs	r2, #5
 8003f44:	f818 1b01 	ldrb.w	r1, [r8], #1
 8003f48:	485e      	ldr	r0, [pc, #376]	; (80040c4 <_vfiprintf_r+0x210>)
 8003f4a:	f7fc f941 	bl	80001d0 <memchr>
 8003f4e:	9b04      	ldr	r3, [sp, #16]
 8003f50:	bb78      	cbnz	r0, 8003fb2 <_vfiprintf_r+0xfe>
 8003f52:	06d9      	lsls	r1, r3, #27
 8003f54:	bf44      	itt	mi
 8003f56:	2220      	movmi	r2, #32
 8003f58:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003f5c:	071a      	lsls	r2, r3, #28
 8003f5e:	bf44      	itt	mi
 8003f60:	222b      	movmi	r2, #43	; 0x2b
 8003f62:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003f66:	782a      	ldrb	r2, [r5, #0]
 8003f68:	2a2a      	cmp	r2, #42	; 0x2a
 8003f6a:	d02a      	beq.n	8003fc2 <_vfiprintf_r+0x10e>
 8003f6c:	9a07      	ldr	r2, [sp, #28]
 8003f6e:	46a8      	mov	r8, r5
 8003f70:	2000      	movs	r0, #0
 8003f72:	250a      	movs	r5, #10
 8003f74:	4641      	mov	r1, r8
 8003f76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f7a:	3b30      	subs	r3, #48	; 0x30
 8003f7c:	2b09      	cmp	r3, #9
 8003f7e:	d969      	bls.n	8004054 <_vfiprintf_r+0x1a0>
 8003f80:	b360      	cbz	r0, 8003fdc <_vfiprintf_r+0x128>
 8003f82:	e024      	b.n	8003fce <_vfiprintf_r+0x11a>
 8003f84:	4b50      	ldr	r3, [pc, #320]	; (80040c8 <_vfiprintf_r+0x214>)
 8003f86:	429c      	cmp	r4, r3
 8003f88:	d101      	bne.n	8003f8e <_vfiprintf_r+0xda>
 8003f8a:	68b4      	ldr	r4, [r6, #8]
 8003f8c:	e7a2      	b.n	8003ed4 <_vfiprintf_r+0x20>
 8003f8e:	4b4f      	ldr	r3, [pc, #316]	; (80040cc <_vfiprintf_r+0x218>)
 8003f90:	429c      	cmp	r4, r3
 8003f92:	bf08      	it	eq
 8003f94:	68f4      	ldreq	r4, [r6, #12]
 8003f96:	e79d      	b.n	8003ed4 <_vfiprintf_r+0x20>
 8003f98:	4621      	mov	r1, r4
 8003f9a:	4630      	mov	r0, r6
 8003f9c:	f7ff fc6c 	bl	8003878 <__swsetup_r>
 8003fa0:	2800      	cmp	r0, #0
 8003fa2:	d09d      	beq.n	8003ee0 <_vfiprintf_r+0x2c>
 8003fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8003fa8:	b01d      	add	sp, #116	; 0x74
 8003faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fae:	46a8      	mov	r8, r5
 8003fb0:	e7a2      	b.n	8003ef8 <_vfiprintf_r+0x44>
 8003fb2:	4a44      	ldr	r2, [pc, #272]	; (80040c4 <_vfiprintf_r+0x210>)
 8003fb4:	1a80      	subs	r0, r0, r2
 8003fb6:	fa0b f000 	lsl.w	r0, fp, r0
 8003fba:	4318      	orrs	r0, r3
 8003fbc:	9004      	str	r0, [sp, #16]
 8003fbe:	4645      	mov	r5, r8
 8003fc0:	e7be      	b.n	8003f40 <_vfiprintf_r+0x8c>
 8003fc2:	9a03      	ldr	r2, [sp, #12]
 8003fc4:	1d11      	adds	r1, r2, #4
 8003fc6:	6812      	ldr	r2, [r2, #0]
 8003fc8:	9103      	str	r1, [sp, #12]
 8003fca:	2a00      	cmp	r2, #0
 8003fcc:	db01      	blt.n	8003fd2 <_vfiprintf_r+0x11e>
 8003fce:	9207      	str	r2, [sp, #28]
 8003fd0:	e004      	b.n	8003fdc <_vfiprintf_r+0x128>
 8003fd2:	4252      	negs	r2, r2
 8003fd4:	f043 0302 	orr.w	r3, r3, #2
 8003fd8:	9207      	str	r2, [sp, #28]
 8003fda:	9304      	str	r3, [sp, #16]
 8003fdc:	f898 3000 	ldrb.w	r3, [r8]
 8003fe0:	2b2e      	cmp	r3, #46	; 0x2e
 8003fe2:	d10e      	bne.n	8004002 <_vfiprintf_r+0x14e>
 8003fe4:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003fe8:	2b2a      	cmp	r3, #42	; 0x2a
 8003fea:	d138      	bne.n	800405e <_vfiprintf_r+0x1aa>
 8003fec:	9b03      	ldr	r3, [sp, #12]
 8003fee:	1d1a      	adds	r2, r3, #4
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	9203      	str	r2, [sp, #12]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	bfb8      	it	lt
 8003ff8:	f04f 33ff 	movlt.w	r3, #4294967295
 8003ffc:	f108 0802 	add.w	r8, r8, #2
 8004000:	9305      	str	r3, [sp, #20]
 8004002:	4d33      	ldr	r5, [pc, #204]	; (80040d0 <_vfiprintf_r+0x21c>)
 8004004:	f898 1000 	ldrb.w	r1, [r8]
 8004008:	2203      	movs	r2, #3
 800400a:	4628      	mov	r0, r5
 800400c:	f7fc f8e0 	bl	80001d0 <memchr>
 8004010:	b140      	cbz	r0, 8004024 <_vfiprintf_r+0x170>
 8004012:	2340      	movs	r3, #64	; 0x40
 8004014:	1b40      	subs	r0, r0, r5
 8004016:	fa03 f000 	lsl.w	r0, r3, r0
 800401a:	9b04      	ldr	r3, [sp, #16]
 800401c:	4303      	orrs	r3, r0
 800401e:	f108 0801 	add.w	r8, r8, #1
 8004022:	9304      	str	r3, [sp, #16]
 8004024:	f898 1000 	ldrb.w	r1, [r8]
 8004028:	482a      	ldr	r0, [pc, #168]	; (80040d4 <_vfiprintf_r+0x220>)
 800402a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800402e:	2206      	movs	r2, #6
 8004030:	f108 0701 	add.w	r7, r8, #1
 8004034:	f7fc f8cc 	bl	80001d0 <memchr>
 8004038:	2800      	cmp	r0, #0
 800403a:	d037      	beq.n	80040ac <_vfiprintf_r+0x1f8>
 800403c:	4b26      	ldr	r3, [pc, #152]	; (80040d8 <_vfiprintf_r+0x224>)
 800403e:	bb1b      	cbnz	r3, 8004088 <_vfiprintf_r+0x1d4>
 8004040:	9b03      	ldr	r3, [sp, #12]
 8004042:	3307      	adds	r3, #7
 8004044:	f023 0307 	bic.w	r3, r3, #7
 8004048:	3308      	adds	r3, #8
 800404a:	9303      	str	r3, [sp, #12]
 800404c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800404e:	444b      	add	r3, r9
 8004050:	9309      	str	r3, [sp, #36]	; 0x24
 8004052:	e750      	b.n	8003ef6 <_vfiprintf_r+0x42>
 8004054:	fb05 3202 	mla	r2, r5, r2, r3
 8004058:	2001      	movs	r0, #1
 800405a:	4688      	mov	r8, r1
 800405c:	e78a      	b.n	8003f74 <_vfiprintf_r+0xc0>
 800405e:	2300      	movs	r3, #0
 8004060:	f108 0801 	add.w	r8, r8, #1
 8004064:	9305      	str	r3, [sp, #20]
 8004066:	4619      	mov	r1, r3
 8004068:	250a      	movs	r5, #10
 800406a:	4640      	mov	r0, r8
 800406c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004070:	3a30      	subs	r2, #48	; 0x30
 8004072:	2a09      	cmp	r2, #9
 8004074:	d903      	bls.n	800407e <_vfiprintf_r+0x1ca>
 8004076:	2b00      	cmp	r3, #0
 8004078:	d0c3      	beq.n	8004002 <_vfiprintf_r+0x14e>
 800407a:	9105      	str	r1, [sp, #20]
 800407c:	e7c1      	b.n	8004002 <_vfiprintf_r+0x14e>
 800407e:	fb05 2101 	mla	r1, r5, r1, r2
 8004082:	2301      	movs	r3, #1
 8004084:	4680      	mov	r8, r0
 8004086:	e7f0      	b.n	800406a <_vfiprintf_r+0x1b6>
 8004088:	ab03      	add	r3, sp, #12
 800408a:	9300      	str	r3, [sp, #0]
 800408c:	4622      	mov	r2, r4
 800408e:	4b13      	ldr	r3, [pc, #76]	; (80040dc <_vfiprintf_r+0x228>)
 8004090:	a904      	add	r1, sp, #16
 8004092:	4630      	mov	r0, r6
 8004094:	f3af 8000 	nop.w
 8004098:	f1b0 3fff 	cmp.w	r0, #4294967295
 800409c:	4681      	mov	r9, r0
 800409e:	d1d5      	bne.n	800404c <_vfiprintf_r+0x198>
 80040a0:	89a3      	ldrh	r3, [r4, #12]
 80040a2:	065b      	lsls	r3, r3, #25
 80040a4:	f53f af7e 	bmi.w	8003fa4 <_vfiprintf_r+0xf0>
 80040a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80040aa:	e77d      	b.n	8003fa8 <_vfiprintf_r+0xf4>
 80040ac:	ab03      	add	r3, sp, #12
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	4622      	mov	r2, r4
 80040b2:	4b0a      	ldr	r3, [pc, #40]	; (80040dc <_vfiprintf_r+0x228>)
 80040b4:	a904      	add	r1, sp, #16
 80040b6:	4630      	mov	r0, r6
 80040b8:	f000 f888 	bl	80041cc <_printf_i>
 80040bc:	e7ec      	b.n	8004098 <_vfiprintf_r+0x1e4>
 80040be:	bf00      	nop
 80040c0:	08004604 	.word	0x08004604
 80040c4:	08004644 	.word	0x08004644
 80040c8:	08004624 	.word	0x08004624
 80040cc:	080045e4 	.word	0x080045e4
 80040d0:	0800464a 	.word	0x0800464a
 80040d4:	0800464e 	.word	0x0800464e
 80040d8:	00000000 	.word	0x00000000
 80040dc:	08003e8f 	.word	0x08003e8f

080040e0 <_printf_common>:
 80040e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040e4:	4691      	mov	r9, r2
 80040e6:	461f      	mov	r7, r3
 80040e8:	688a      	ldr	r2, [r1, #8]
 80040ea:	690b      	ldr	r3, [r1, #16]
 80040ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80040f0:	4293      	cmp	r3, r2
 80040f2:	bfb8      	it	lt
 80040f4:	4613      	movlt	r3, r2
 80040f6:	f8c9 3000 	str.w	r3, [r9]
 80040fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80040fe:	4606      	mov	r6, r0
 8004100:	460c      	mov	r4, r1
 8004102:	b112      	cbz	r2, 800410a <_printf_common+0x2a>
 8004104:	3301      	adds	r3, #1
 8004106:	f8c9 3000 	str.w	r3, [r9]
 800410a:	6823      	ldr	r3, [r4, #0]
 800410c:	0699      	lsls	r1, r3, #26
 800410e:	bf42      	ittt	mi
 8004110:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004114:	3302      	addmi	r3, #2
 8004116:	f8c9 3000 	strmi.w	r3, [r9]
 800411a:	6825      	ldr	r5, [r4, #0]
 800411c:	f015 0506 	ands.w	r5, r5, #6
 8004120:	d107      	bne.n	8004132 <_printf_common+0x52>
 8004122:	f104 0a19 	add.w	sl, r4, #25
 8004126:	68e3      	ldr	r3, [r4, #12]
 8004128:	f8d9 2000 	ldr.w	r2, [r9]
 800412c:	1a9b      	subs	r3, r3, r2
 800412e:	42ab      	cmp	r3, r5
 8004130:	dc28      	bgt.n	8004184 <_printf_common+0xa4>
 8004132:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004136:	6822      	ldr	r2, [r4, #0]
 8004138:	3300      	adds	r3, #0
 800413a:	bf18      	it	ne
 800413c:	2301      	movne	r3, #1
 800413e:	0692      	lsls	r2, r2, #26
 8004140:	d42d      	bmi.n	800419e <_printf_common+0xbe>
 8004142:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004146:	4639      	mov	r1, r7
 8004148:	4630      	mov	r0, r6
 800414a:	47c0      	blx	r8
 800414c:	3001      	adds	r0, #1
 800414e:	d020      	beq.n	8004192 <_printf_common+0xb2>
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	68e5      	ldr	r5, [r4, #12]
 8004154:	f8d9 2000 	ldr.w	r2, [r9]
 8004158:	f003 0306 	and.w	r3, r3, #6
 800415c:	2b04      	cmp	r3, #4
 800415e:	bf08      	it	eq
 8004160:	1aad      	subeq	r5, r5, r2
 8004162:	68a3      	ldr	r3, [r4, #8]
 8004164:	6922      	ldr	r2, [r4, #16]
 8004166:	bf0c      	ite	eq
 8004168:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800416c:	2500      	movne	r5, #0
 800416e:	4293      	cmp	r3, r2
 8004170:	bfc4      	itt	gt
 8004172:	1a9b      	subgt	r3, r3, r2
 8004174:	18ed      	addgt	r5, r5, r3
 8004176:	f04f 0900 	mov.w	r9, #0
 800417a:	341a      	adds	r4, #26
 800417c:	454d      	cmp	r5, r9
 800417e:	d11a      	bne.n	80041b6 <_printf_common+0xd6>
 8004180:	2000      	movs	r0, #0
 8004182:	e008      	b.n	8004196 <_printf_common+0xb6>
 8004184:	2301      	movs	r3, #1
 8004186:	4652      	mov	r2, sl
 8004188:	4639      	mov	r1, r7
 800418a:	4630      	mov	r0, r6
 800418c:	47c0      	blx	r8
 800418e:	3001      	adds	r0, #1
 8004190:	d103      	bne.n	800419a <_printf_common+0xba>
 8004192:	f04f 30ff 	mov.w	r0, #4294967295
 8004196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800419a:	3501      	adds	r5, #1
 800419c:	e7c3      	b.n	8004126 <_printf_common+0x46>
 800419e:	18e1      	adds	r1, r4, r3
 80041a0:	1c5a      	adds	r2, r3, #1
 80041a2:	2030      	movs	r0, #48	; 0x30
 80041a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80041a8:	4422      	add	r2, r4
 80041aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041b2:	3302      	adds	r3, #2
 80041b4:	e7c5      	b.n	8004142 <_printf_common+0x62>
 80041b6:	2301      	movs	r3, #1
 80041b8:	4622      	mov	r2, r4
 80041ba:	4639      	mov	r1, r7
 80041bc:	4630      	mov	r0, r6
 80041be:	47c0      	blx	r8
 80041c0:	3001      	adds	r0, #1
 80041c2:	d0e6      	beq.n	8004192 <_printf_common+0xb2>
 80041c4:	f109 0901 	add.w	r9, r9, #1
 80041c8:	e7d8      	b.n	800417c <_printf_common+0x9c>
	...

080041cc <_printf_i>:
 80041cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80041d0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80041d4:	460c      	mov	r4, r1
 80041d6:	7e09      	ldrb	r1, [r1, #24]
 80041d8:	b085      	sub	sp, #20
 80041da:	296e      	cmp	r1, #110	; 0x6e
 80041dc:	4617      	mov	r7, r2
 80041de:	4606      	mov	r6, r0
 80041e0:	4698      	mov	r8, r3
 80041e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80041e4:	f000 80b3 	beq.w	800434e <_printf_i+0x182>
 80041e8:	d822      	bhi.n	8004230 <_printf_i+0x64>
 80041ea:	2963      	cmp	r1, #99	; 0x63
 80041ec:	d036      	beq.n	800425c <_printf_i+0x90>
 80041ee:	d80a      	bhi.n	8004206 <_printf_i+0x3a>
 80041f0:	2900      	cmp	r1, #0
 80041f2:	f000 80b9 	beq.w	8004368 <_printf_i+0x19c>
 80041f6:	2958      	cmp	r1, #88	; 0x58
 80041f8:	f000 8083 	beq.w	8004302 <_printf_i+0x136>
 80041fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004200:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004204:	e032      	b.n	800426c <_printf_i+0xa0>
 8004206:	2964      	cmp	r1, #100	; 0x64
 8004208:	d001      	beq.n	800420e <_printf_i+0x42>
 800420a:	2969      	cmp	r1, #105	; 0x69
 800420c:	d1f6      	bne.n	80041fc <_printf_i+0x30>
 800420e:	6820      	ldr	r0, [r4, #0]
 8004210:	6813      	ldr	r3, [r2, #0]
 8004212:	0605      	lsls	r5, r0, #24
 8004214:	f103 0104 	add.w	r1, r3, #4
 8004218:	d52a      	bpl.n	8004270 <_printf_i+0xa4>
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	6011      	str	r1, [r2, #0]
 800421e:	2b00      	cmp	r3, #0
 8004220:	da03      	bge.n	800422a <_printf_i+0x5e>
 8004222:	222d      	movs	r2, #45	; 0x2d
 8004224:	425b      	negs	r3, r3
 8004226:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800422a:	486f      	ldr	r0, [pc, #444]	; (80043e8 <_printf_i+0x21c>)
 800422c:	220a      	movs	r2, #10
 800422e:	e039      	b.n	80042a4 <_printf_i+0xd8>
 8004230:	2973      	cmp	r1, #115	; 0x73
 8004232:	f000 809d 	beq.w	8004370 <_printf_i+0x1a4>
 8004236:	d808      	bhi.n	800424a <_printf_i+0x7e>
 8004238:	296f      	cmp	r1, #111	; 0x6f
 800423a:	d020      	beq.n	800427e <_printf_i+0xb2>
 800423c:	2970      	cmp	r1, #112	; 0x70
 800423e:	d1dd      	bne.n	80041fc <_printf_i+0x30>
 8004240:	6823      	ldr	r3, [r4, #0]
 8004242:	f043 0320 	orr.w	r3, r3, #32
 8004246:	6023      	str	r3, [r4, #0]
 8004248:	e003      	b.n	8004252 <_printf_i+0x86>
 800424a:	2975      	cmp	r1, #117	; 0x75
 800424c:	d017      	beq.n	800427e <_printf_i+0xb2>
 800424e:	2978      	cmp	r1, #120	; 0x78
 8004250:	d1d4      	bne.n	80041fc <_printf_i+0x30>
 8004252:	2378      	movs	r3, #120	; 0x78
 8004254:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004258:	4864      	ldr	r0, [pc, #400]	; (80043ec <_printf_i+0x220>)
 800425a:	e055      	b.n	8004308 <_printf_i+0x13c>
 800425c:	6813      	ldr	r3, [r2, #0]
 800425e:	1d19      	adds	r1, r3, #4
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6011      	str	r1, [r2, #0]
 8004264:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004268:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800426c:	2301      	movs	r3, #1
 800426e:	e08c      	b.n	800438a <_printf_i+0x1be>
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	6011      	str	r1, [r2, #0]
 8004274:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004278:	bf18      	it	ne
 800427a:	b21b      	sxthne	r3, r3
 800427c:	e7cf      	b.n	800421e <_printf_i+0x52>
 800427e:	6813      	ldr	r3, [r2, #0]
 8004280:	6825      	ldr	r5, [r4, #0]
 8004282:	1d18      	adds	r0, r3, #4
 8004284:	6010      	str	r0, [r2, #0]
 8004286:	0628      	lsls	r0, r5, #24
 8004288:	d501      	bpl.n	800428e <_printf_i+0xc2>
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	e002      	b.n	8004294 <_printf_i+0xc8>
 800428e:	0668      	lsls	r0, r5, #25
 8004290:	d5fb      	bpl.n	800428a <_printf_i+0xbe>
 8004292:	881b      	ldrh	r3, [r3, #0]
 8004294:	4854      	ldr	r0, [pc, #336]	; (80043e8 <_printf_i+0x21c>)
 8004296:	296f      	cmp	r1, #111	; 0x6f
 8004298:	bf14      	ite	ne
 800429a:	220a      	movne	r2, #10
 800429c:	2208      	moveq	r2, #8
 800429e:	2100      	movs	r1, #0
 80042a0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042a4:	6865      	ldr	r5, [r4, #4]
 80042a6:	60a5      	str	r5, [r4, #8]
 80042a8:	2d00      	cmp	r5, #0
 80042aa:	f2c0 8095 	blt.w	80043d8 <_printf_i+0x20c>
 80042ae:	6821      	ldr	r1, [r4, #0]
 80042b0:	f021 0104 	bic.w	r1, r1, #4
 80042b4:	6021      	str	r1, [r4, #0]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d13d      	bne.n	8004336 <_printf_i+0x16a>
 80042ba:	2d00      	cmp	r5, #0
 80042bc:	f040 808e 	bne.w	80043dc <_printf_i+0x210>
 80042c0:	4665      	mov	r5, ip
 80042c2:	2a08      	cmp	r2, #8
 80042c4:	d10b      	bne.n	80042de <_printf_i+0x112>
 80042c6:	6823      	ldr	r3, [r4, #0]
 80042c8:	07db      	lsls	r3, r3, #31
 80042ca:	d508      	bpl.n	80042de <_printf_i+0x112>
 80042cc:	6923      	ldr	r3, [r4, #16]
 80042ce:	6862      	ldr	r2, [r4, #4]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	bfde      	ittt	le
 80042d4:	2330      	movle	r3, #48	; 0x30
 80042d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80042da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80042de:	ebac 0305 	sub.w	r3, ip, r5
 80042e2:	6123      	str	r3, [r4, #16]
 80042e4:	f8cd 8000 	str.w	r8, [sp]
 80042e8:	463b      	mov	r3, r7
 80042ea:	aa03      	add	r2, sp, #12
 80042ec:	4621      	mov	r1, r4
 80042ee:	4630      	mov	r0, r6
 80042f0:	f7ff fef6 	bl	80040e0 <_printf_common>
 80042f4:	3001      	adds	r0, #1
 80042f6:	d14d      	bne.n	8004394 <_printf_i+0x1c8>
 80042f8:	f04f 30ff 	mov.w	r0, #4294967295
 80042fc:	b005      	add	sp, #20
 80042fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004302:	4839      	ldr	r0, [pc, #228]	; (80043e8 <_printf_i+0x21c>)
 8004304:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004308:	6813      	ldr	r3, [r2, #0]
 800430a:	6821      	ldr	r1, [r4, #0]
 800430c:	1d1d      	adds	r5, r3, #4
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	6015      	str	r5, [r2, #0]
 8004312:	060a      	lsls	r2, r1, #24
 8004314:	d50b      	bpl.n	800432e <_printf_i+0x162>
 8004316:	07ca      	lsls	r2, r1, #31
 8004318:	bf44      	itt	mi
 800431a:	f041 0120 	orrmi.w	r1, r1, #32
 800431e:	6021      	strmi	r1, [r4, #0]
 8004320:	b91b      	cbnz	r3, 800432a <_printf_i+0x15e>
 8004322:	6822      	ldr	r2, [r4, #0]
 8004324:	f022 0220 	bic.w	r2, r2, #32
 8004328:	6022      	str	r2, [r4, #0]
 800432a:	2210      	movs	r2, #16
 800432c:	e7b7      	b.n	800429e <_printf_i+0xd2>
 800432e:	064d      	lsls	r5, r1, #25
 8004330:	bf48      	it	mi
 8004332:	b29b      	uxthmi	r3, r3
 8004334:	e7ef      	b.n	8004316 <_printf_i+0x14a>
 8004336:	4665      	mov	r5, ip
 8004338:	fbb3 f1f2 	udiv	r1, r3, r2
 800433c:	fb02 3311 	mls	r3, r2, r1, r3
 8004340:	5cc3      	ldrb	r3, [r0, r3]
 8004342:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004346:	460b      	mov	r3, r1
 8004348:	2900      	cmp	r1, #0
 800434a:	d1f5      	bne.n	8004338 <_printf_i+0x16c>
 800434c:	e7b9      	b.n	80042c2 <_printf_i+0xf6>
 800434e:	6813      	ldr	r3, [r2, #0]
 8004350:	6825      	ldr	r5, [r4, #0]
 8004352:	6961      	ldr	r1, [r4, #20]
 8004354:	1d18      	adds	r0, r3, #4
 8004356:	6010      	str	r0, [r2, #0]
 8004358:	0628      	lsls	r0, r5, #24
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	d501      	bpl.n	8004362 <_printf_i+0x196>
 800435e:	6019      	str	r1, [r3, #0]
 8004360:	e002      	b.n	8004368 <_printf_i+0x19c>
 8004362:	066a      	lsls	r2, r5, #25
 8004364:	d5fb      	bpl.n	800435e <_printf_i+0x192>
 8004366:	8019      	strh	r1, [r3, #0]
 8004368:	2300      	movs	r3, #0
 800436a:	6123      	str	r3, [r4, #16]
 800436c:	4665      	mov	r5, ip
 800436e:	e7b9      	b.n	80042e4 <_printf_i+0x118>
 8004370:	6813      	ldr	r3, [r2, #0]
 8004372:	1d19      	adds	r1, r3, #4
 8004374:	6011      	str	r1, [r2, #0]
 8004376:	681d      	ldr	r5, [r3, #0]
 8004378:	6862      	ldr	r2, [r4, #4]
 800437a:	2100      	movs	r1, #0
 800437c:	4628      	mov	r0, r5
 800437e:	f7fb ff27 	bl	80001d0 <memchr>
 8004382:	b108      	cbz	r0, 8004388 <_printf_i+0x1bc>
 8004384:	1b40      	subs	r0, r0, r5
 8004386:	6060      	str	r0, [r4, #4]
 8004388:	6863      	ldr	r3, [r4, #4]
 800438a:	6123      	str	r3, [r4, #16]
 800438c:	2300      	movs	r3, #0
 800438e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004392:	e7a7      	b.n	80042e4 <_printf_i+0x118>
 8004394:	6923      	ldr	r3, [r4, #16]
 8004396:	462a      	mov	r2, r5
 8004398:	4639      	mov	r1, r7
 800439a:	4630      	mov	r0, r6
 800439c:	47c0      	blx	r8
 800439e:	3001      	adds	r0, #1
 80043a0:	d0aa      	beq.n	80042f8 <_printf_i+0x12c>
 80043a2:	6823      	ldr	r3, [r4, #0]
 80043a4:	079b      	lsls	r3, r3, #30
 80043a6:	d413      	bmi.n	80043d0 <_printf_i+0x204>
 80043a8:	68e0      	ldr	r0, [r4, #12]
 80043aa:	9b03      	ldr	r3, [sp, #12]
 80043ac:	4298      	cmp	r0, r3
 80043ae:	bfb8      	it	lt
 80043b0:	4618      	movlt	r0, r3
 80043b2:	e7a3      	b.n	80042fc <_printf_i+0x130>
 80043b4:	2301      	movs	r3, #1
 80043b6:	464a      	mov	r2, r9
 80043b8:	4639      	mov	r1, r7
 80043ba:	4630      	mov	r0, r6
 80043bc:	47c0      	blx	r8
 80043be:	3001      	adds	r0, #1
 80043c0:	d09a      	beq.n	80042f8 <_printf_i+0x12c>
 80043c2:	3501      	adds	r5, #1
 80043c4:	68e3      	ldr	r3, [r4, #12]
 80043c6:	9a03      	ldr	r2, [sp, #12]
 80043c8:	1a9b      	subs	r3, r3, r2
 80043ca:	42ab      	cmp	r3, r5
 80043cc:	dcf2      	bgt.n	80043b4 <_printf_i+0x1e8>
 80043ce:	e7eb      	b.n	80043a8 <_printf_i+0x1dc>
 80043d0:	2500      	movs	r5, #0
 80043d2:	f104 0919 	add.w	r9, r4, #25
 80043d6:	e7f5      	b.n	80043c4 <_printf_i+0x1f8>
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d1ac      	bne.n	8004336 <_printf_i+0x16a>
 80043dc:	7803      	ldrb	r3, [r0, #0]
 80043de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80043e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043e6:	e76c      	b.n	80042c2 <_printf_i+0xf6>
 80043e8:	08004655 	.word	0x08004655
 80043ec:	08004666 	.word	0x08004666

080043f0 <_sbrk_r>:
 80043f0:	b538      	push	{r3, r4, r5, lr}
 80043f2:	4c06      	ldr	r4, [pc, #24]	; (800440c <_sbrk_r+0x1c>)
 80043f4:	2300      	movs	r3, #0
 80043f6:	4605      	mov	r5, r0
 80043f8:	4608      	mov	r0, r1
 80043fa:	6023      	str	r3, [r4, #0]
 80043fc:	f7fc facc 	bl	8000998 <_sbrk>
 8004400:	1c43      	adds	r3, r0, #1
 8004402:	d102      	bne.n	800440a <_sbrk_r+0x1a>
 8004404:	6823      	ldr	r3, [r4, #0]
 8004406:	b103      	cbz	r3, 800440a <_sbrk_r+0x1a>
 8004408:	602b      	str	r3, [r5, #0]
 800440a:	bd38      	pop	{r3, r4, r5, pc}
 800440c:	20004044 	.word	0x20004044

08004410 <__sread>:
 8004410:	b510      	push	{r4, lr}
 8004412:	460c      	mov	r4, r1
 8004414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004418:	f000 f896 	bl	8004548 <_read_r>
 800441c:	2800      	cmp	r0, #0
 800441e:	bfab      	itete	ge
 8004420:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004422:	89a3      	ldrhlt	r3, [r4, #12]
 8004424:	181b      	addge	r3, r3, r0
 8004426:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800442a:	bfac      	ite	ge
 800442c:	6563      	strge	r3, [r4, #84]	; 0x54
 800442e:	81a3      	strhlt	r3, [r4, #12]
 8004430:	bd10      	pop	{r4, pc}

08004432 <__swrite>:
 8004432:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004436:	461f      	mov	r7, r3
 8004438:	898b      	ldrh	r3, [r1, #12]
 800443a:	05db      	lsls	r3, r3, #23
 800443c:	4605      	mov	r5, r0
 800443e:	460c      	mov	r4, r1
 8004440:	4616      	mov	r6, r2
 8004442:	d505      	bpl.n	8004450 <__swrite+0x1e>
 8004444:	2302      	movs	r3, #2
 8004446:	2200      	movs	r2, #0
 8004448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800444c:	f000 f868 	bl	8004520 <_lseek_r>
 8004450:	89a3      	ldrh	r3, [r4, #12]
 8004452:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004456:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800445a:	81a3      	strh	r3, [r4, #12]
 800445c:	4632      	mov	r2, r6
 800445e:	463b      	mov	r3, r7
 8004460:	4628      	mov	r0, r5
 8004462:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004466:	f000 b817 	b.w	8004498 <_write_r>

0800446a <__sseek>:
 800446a:	b510      	push	{r4, lr}
 800446c:	460c      	mov	r4, r1
 800446e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004472:	f000 f855 	bl	8004520 <_lseek_r>
 8004476:	1c43      	adds	r3, r0, #1
 8004478:	89a3      	ldrh	r3, [r4, #12]
 800447a:	bf15      	itete	ne
 800447c:	6560      	strne	r0, [r4, #84]	; 0x54
 800447e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004482:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004486:	81a3      	strheq	r3, [r4, #12]
 8004488:	bf18      	it	ne
 800448a:	81a3      	strhne	r3, [r4, #12]
 800448c:	bd10      	pop	{r4, pc}

0800448e <__sclose>:
 800448e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004492:	f000 b813 	b.w	80044bc <_close_r>
	...

08004498 <_write_r>:
 8004498:	b538      	push	{r3, r4, r5, lr}
 800449a:	4c07      	ldr	r4, [pc, #28]	; (80044b8 <_write_r+0x20>)
 800449c:	4605      	mov	r5, r0
 800449e:	4608      	mov	r0, r1
 80044a0:	4611      	mov	r1, r2
 80044a2:	2200      	movs	r2, #0
 80044a4:	6022      	str	r2, [r4, #0]
 80044a6:	461a      	mov	r2, r3
 80044a8:	f7fc f8a3 	bl	80005f2 <_write>
 80044ac:	1c43      	adds	r3, r0, #1
 80044ae:	d102      	bne.n	80044b6 <_write_r+0x1e>
 80044b0:	6823      	ldr	r3, [r4, #0]
 80044b2:	b103      	cbz	r3, 80044b6 <_write_r+0x1e>
 80044b4:	602b      	str	r3, [r5, #0]
 80044b6:	bd38      	pop	{r3, r4, r5, pc}
 80044b8:	20004044 	.word	0x20004044

080044bc <_close_r>:
 80044bc:	b538      	push	{r3, r4, r5, lr}
 80044be:	4c06      	ldr	r4, [pc, #24]	; (80044d8 <_close_r+0x1c>)
 80044c0:	2300      	movs	r3, #0
 80044c2:	4605      	mov	r5, r0
 80044c4:	4608      	mov	r0, r1
 80044c6:	6023      	str	r3, [r4, #0]
 80044c8:	f7fc fa32 	bl	8000930 <_close>
 80044cc:	1c43      	adds	r3, r0, #1
 80044ce:	d102      	bne.n	80044d6 <_close_r+0x1a>
 80044d0:	6823      	ldr	r3, [r4, #0]
 80044d2:	b103      	cbz	r3, 80044d6 <_close_r+0x1a>
 80044d4:	602b      	str	r3, [r5, #0]
 80044d6:	bd38      	pop	{r3, r4, r5, pc}
 80044d8:	20004044 	.word	0x20004044

080044dc <_fstat_r>:
 80044dc:	b538      	push	{r3, r4, r5, lr}
 80044de:	4c07      	ldr	r4, [pc, #28]	; (80044fc <_fstat_r+0x20>)
 80044e0:	2300      	movs	r3, #0
 80044e2:	4605      	mov	r5, r0
 80044e4:	4608      	mov	r0, r1
 80044e6:	4611      	mov	r1, r2
 80044e8:	6023      	str	r3, [r4, #0]
 80044ea:	f7fc fa2d 	bl	8000948 <_fstat>
 80044ee:	1c43      	adds	r3, r0, #1
 80044f0:	d102      	bne.n	80044f8 <_fstat_r+0x1c>
 80044f2:	6823      	ldr	r3, [r4, #0]
 80044f4:	b103      	cbz	r3, 80044f8 <_fstat_r+0x1c>
 80044f6:	602b      	str	r3, [r5, #0]
 80044f8:	bd38      	pop	{r3, r4, r5, pc}
 80044fa:	bf00      	nop
 80044fc:	20004044 	.word	0x20004044

08004500 <_isatty_r>:
 8004500:	b538      	push	{r3, r4, r5, lr}
 8004502:	4c06      	ldr	r4, [pc, #24]	; (800451c <_isatty_r+0x1c>)
 8004504:	2300      	movs	r3, #0
 8004506:	4605      	mov	r5, r0
 8004508:	4608      	mov	r0, r1
 800450a:	6023      	str	r3, [r4, #0]
 800450c:	f7fc fa2c 	bl	8000968 <_isatty>
 8004510:	1c43      	adds	r3, r0, #1
 8004512:	d102      	bne.n	800451a <_isatty_r+0x1a>
 8004514:	6823      	ldr	r3, [r4, #0]
 8004516:	b103      	cbz	r3, 800451a <_isatty_r+0x1a>
 8004518:	602b      	str	r3, [r5, #0]
 800451a:	bd38      	pop	{r3, r4, r5, pc}
 800451c:	20004044 	.word	0x20004044

08004520 <_lseek_r>:
 8004520:	b538      	push	{r3, r4, r5, lr}
 8004522:	4c07      	ldr	r4, [pc, #28]	; (8004540 <_lseek_r+0x20>)
 8004524:	4605      	mov	r5, r0
 8004526:	4608      	mov	r0, r1
 8004528:	4611      	mov	r1, r2
 800452a:	2200      	movs	r2, #0
 800452c:	6022      	str	r2, [r4, #0]
 800452e:	461a      	mov	r2, r3
 8004530:	f7fc fa25 	bl	800097e <_lseek>
 8004534:	1c43      	adds	r3, r0, #1
 8004536:	d102      	bne.n	800453e <_lseek_r+0x1e>
 8004538:	6823      	ldr	r3, [r4, #0]
 800453a:	b103      	cbz	r3, 800453e <_lseek_r+0x1e>
 800453c:	602b      	str	r3, [r5, #0]
 800453e:	bd38      	pop	{r3, r4, r5, pc}
 8004540:	20004044 	.word	0x20004044

08004544 <__malloc_lock>:
 8004544:	4770      	bx	lr

08004546 <__malloc_unlock>:
 8004546:	4770      	bx	lr

08004548 <_read_r>:
 8004548:	b538      	push	{r3, r4, r5, lr}
 800454a:	4c07      	ldr	r4, [pc, #28]	; (8004568 <_read_r+0x20>)
 800454c:	4605      	mov	r5, r0
 800454e:	4608      	mov	r0, r1
 8004550:	4611      	mov	r1, r2
 8004552:	2200      	movs	r2, #0
 8004554:	6022      	str	r2, [r4, #0]
 8004556:	461a      	mov	r2, r3
 8004558:	f7fc f9cd 	bl	80008f6 <_read>
 800455c:	1c43      	adds	r3, r0, #1
 800455e:	d102      	bne.n	8004566 <_read_r+0x1e>
 8004560:	6823      	ldr	r3, [r4, #0]
 8004562:	b103      	cbz	r3, 8004566 <_read_r+0x1e>
 8004564:	602b      	str	r3, [r5, #0]
 8004566:	bd38      	pop	{r3, r4, r5, pc}
 8004568:	20004044 	.word	0x20004044

0800456c <_init>:
 800456c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800456e:	bf00      	nop
 8004570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004572:	bc08      	pop	{r3}
 8004574:	469e      	mov	lr, r3
 8004576:	4770      	bx	lr

08004578 <_fini>:
 8004578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800457a:	bf00      	nop
 800457c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800457e:	bc08      	pop	{r3}
 8004580:	469e      	mov	lr, r3
 8004582:	4770      	bx	lr
