# Description and features of the Single Wire Protocol Master Interface (SWPMI)

**Source**: Page 57, Chunk 238  
**Category**: Description and features of the Single Wire Protocol Master Interface (SWPMI)  
**Chunk Index**: 238

---

53.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2337
53.2 SWPMI main features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2338
53.3 SWPMI functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2339
53.3.1 SWPMI block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2339
53.3.2 SWPMI pins and internal signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2339
53.3.3 SWP initialization and activation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2340
53.3.4 SWP bus states . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2341
53.3.5 SWPMI_IO (internal transceiver) bypass . . . . . . . . . . . . . . . . . . . . . . 2342
53.3.6 SWPMI bit rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2342
53.3.7 SWPMI frame handling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2343
53.3.8 Transmission procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2343
53.3.9 Reception procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2348
53.3.10 Error management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2352
53.3.11 Loopback mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2354
53.4 SWPMI low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2354
53.5 SWPMI interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2355
53.6 SWPMI registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2356
53.6.1 SWPMI configuration/control register (SWPMI_CR) . . . . . . . . . . . . . 2356
53.6.2 SWPMI Bitrate register (SWPMI_BRR) . . . . . . . . . . . . . . . . . . . . . . . 2357
53.6.3 SWPMI Interrupt and Status register (SWPMI_ISR) . . . . . . . . . . . . . 2358
RM0433 Rev 8 57/3353
70

---

**AI Reasoning**: The content chunk provides an overview and detailed description of the Single Wire Protocol Master Interface (SWPMI), including its features, functional description, low-power modes, interrupts, and registers. This fits well under a 'features' category as it highlights the capabilities and functionalities of the SWPMI. The filename captures the essence of the content by focusing on the SWPMI, making it easily discoverable.
