var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[47.4096, 29.1169, 20.8119, 78.6215, 85.9684], "total":[219235, 355634, 2133, 1305, 1477], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[8779, 12545, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:58 (_aLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":58}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:60 (_aFeeder_channel)", "type":"resource", "data":[11, 15366, 128, 0, 0], "debug":[[{"filename":"a.cl", "line":60}]], "details":[{"type":"text", "text":"Channel is implemented 5120 bits wide by 256 deep."}, {"type":"brief", "text":"5120b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:61 (_bLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":61}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:63 (_bFeeder_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"a.cl", "line":63}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:64 (_Out_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"a.cl", "line":64}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[9.12389, 5.66269, 3.95991, 20.0147, 84.5191], "total_kernel_resources":[30682, 67667, 543, 1283, 885], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_688\' (a.cl:569)\\n - \'_693\' (a.cl:581)\\n - \'_695\' (a.cl:584)\\n - \'_aFeeder_channel_array\' (a.cl:502)", "type":"resource", "data":[1205, 6085, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}], [{"filename":"a.cl", "line":569}], [{"filename":"a.cl", "line":581}], [{"filename":"a.cl", "line":584}]], "details":[{"type":"text", "text":"Type: Shift Register (160 or fewer tap points)"}, {"type":"text", "text":"160 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n160 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_697\' (a.cl:588)\\n - \'_702\' (a.cl:600)\\n - \'_704\' (a.cl:603)\\n - \'_bFeeder_channel_array\' (a.cl:501)", "type":"resource", "data":[1145, 4969, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":501}], [{"filename":"a.cl", "line":588}], [{"filename":"a.cl", "line":600}], [{"filename":"a.cl", "line":603}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (a.cl:524)\\n - \'_742\' (a.cl:670)\\n - \'_744\' (a.cl:672)\\n - \'_745\' (a.cl:673)\\n - \'_753\' (a.cl:681)", "type":"resource", "data":[7, 20, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":524}], [{"filename":"a.cl", "line":670}], [{"filename":"a.cl", "line":672}], [{"filename":"a.cl", "line":673}], [{"filename":"a.cl", "line":681}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 16 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 16 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:513)\\n - \'_762\' (a.cl:704)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":513}], [{"filename":"a.cl", "line":704}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (a.cl:512)\\n - \'_778\' (a.cl:739)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":512}], [{"filename":"a.cl", "line":739}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:504)\\n - \'_715\' (a.cl:621)", "type":"resource", "data":[0, 0, 160, 0, 0], "debug":[[{"filename":"a.cl", "line":504}], [{"filename":"a.cl", "line":621}]], "details":[{"type":"text", "text":"Type: Shift Register (40 or fewer tap points)"}, {"type":"text", "text":"40 registers of width 64 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n40 regs, 64 width by 1024 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:504)\\n - \'_Z_pipe_shreg\' (a.cl:505)\\n - \'_715\' (a.cl:621)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":504}], [{"filename":"a.cl", "line":505}], [{"filename":"a.cl", "line":621}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_i_j_k\' (a.cl:522)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":522}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (a.cl:524)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":524}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:512)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":512}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:505)", "type":"resource", "data":[0, 0, 150, 0, 0], "debug":[[{"filename":"a.cl", "line":505}]], "details":[{"type":"text", "text":"Type: Shift Register (36 or fewer tap points)"}, {"type":"text", "text":"34 registers of width 64 and depth 1024"}, {"type":"text", "text":"2 registers of width 64 and depth 1025"}, {"type":"brief", "text":"Shift Register,\\n34 regs, 64 width by 1024 depth,\\n2 regs, 64 width by 1025 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[8, 212, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 114, 0, 0, 0]}, {"name":"a.cl:516", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":516}]]}, {"name":"a.cl:520", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":520}]]}, {"name":"a.cl:522", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":522}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:517", "type":"resource", "data":[308, 55, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":517}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[308, 55, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:519", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":519}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:520", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":520}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:522", "type":"resource", "data":[84, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":522}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[10, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.4, 0, 0, 0, 0]}, {"name":"a.cl:501", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":501}]]}, {"name":"a.cl:512", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":512}]]}, {"name":"a.cl:522", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":522}]]}, {"name":"a.cl:553", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":553}]]}, {"name":"a.cl:556", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":556}]]}, {"name":"a.cl:588", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":588}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[10.8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":2, "data":[10.8, 0, 0, 0, 0]}]}, {"name":"a.cl:501", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":501}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:522", "type":"resource", "data":[76, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":522}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:524", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":524}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:553", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":553}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:556", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":556}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:588", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":588}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:743", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":743}]]}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7995, 47619, 226, 0, 866], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7995, 47619, 226, 0, 866]}]}, {"name":"Feedback", "type":"resource", "data":[2332, 1665, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[942.433, 485.333, 0, 0, 0]}, {"name":"a.cl:501", "type":"resource", "data":[103.4, 102.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":501}]]}, {"name":"a.cl:502", "type":"resource", "data":[217.6, 217.6, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}]]}, {"name":"a.cl:504", "type":"resource", "data":[230, 110, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":504}]]}, {"name":"a.cl:505", "type":"resource", "data":[221.083, 112.833, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}]]}, {"name":"a.cl:512", "type":"resource", "data":[0.533333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":512}]]}, {"name":"a.cl:513", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":513}]]}, {"name":"a.cl:522", "type":"resource", "data":[16, 41, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":522}]]}, {"name":"a.cl:524", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":524}]]}, {"name":"a.cl:553", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":553}]]}, {"name":"a.cl:556", "type":"resource", "data":[6.4, 6.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":556}]]}, {"name":"a.cl:559", "type":"resource", "data":[25.6, 25.6, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":559}]]}, {"name":"a.cl:569", "type":"resource", "data":[25.6, 25.6, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":569}]]}, {"name":"a.cl:588", "type":"resource", "data":[6.4, 6.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":588}]]}, {"name":"a.cl:641", "type":"resource", "data":[231.333, 111.333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":641}]]}, {"name":"a.cl:660", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":660}]]}, {"name":"a.cl:733", "type":"resource", "data":[207.75, 99.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":733}]]}, {"name":"a.cl:739", "type":"resource", "data":[0.533333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":739}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 7, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[5614.72, 3296, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":3, "data":[4.71429, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":464, "data":[5610.01, 3296, 0, 0, 0]}]}, {"name":"a.cl:501", "type":"resource", "data":[790.333, 517.333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":501}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[790.333, 517.333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:502", "type":"resource", "data":[1540.33, 80, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}]], "children":[{"name":"32-bit Select", "type":"resource", "count":160, "data":[1540.33, 80, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:504", "type":"resource", "data":[1.57143, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":504}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.57143, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:505", "type":"resource", "data":[1.57143, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.57143, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:522", "type":"resource", "data":[1.66667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":522}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:524", "type":"resource", "data":[58.6667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":524}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"16-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:553", "type":"resource", "data":[35.8333, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":553}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:556", "type":"resource", "data":[83.3333, 69.3333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":556}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[82.3333, 69.3333, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:559", "type":"resource", "data":[278.333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":559}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[277.333, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:569", "type":"resource", "data":[277.333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":569}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[277.333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:588", "type":"resource", "data":[82.3333, 69.3333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":588}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[82.3333, 69.3333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:609", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":609}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:613", "type":"resource", "data":[43, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":613}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:633", "type":"resource", "data":[0, 0, 0, 853.335, 0], "debug":[[{"filename":"a.cl", "line":633}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":320, "data":[0, 0, 0, 853.335, 0]}], "replace_name":"true"}, {"name":"a.cl:634", "type":"resource", "data":[0, 0, 0, 426.666, 0], "debug":[[{"filename":"a.cl", "line":634}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":160, "data":[0, 0, 0, 426.666, 0]}], "replace_name":"true"}, {"name":"a.cl:641", "type":"resource", "data":[1.57143, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":641}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.57143, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:653", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":653}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:657", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":657}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:658", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":658}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:659", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":659}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:660", "type":"resource", "data":[2104, 128, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":660}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[2104, 128, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:683", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":683}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:684", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":684}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:705", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":705}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:706", "type":"resource", "data":[35.8333, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":706}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:710", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":710}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:733", "type":"resource", "data":[1.57143, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":733}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.57143, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:739", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":739}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aFeeder", "compute_units":1, "type":"function", "total_percent":[4.31884, 2.6724, 1.88062, 23.9587, 0.527009], "total_kernel_resources":[16633, 32136, 650, 7.5, 310], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_aFeeder_cycle_temp\' (a.cl:119)\\n - \'_532\' (a.cl:279)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":119}], [{"filename":"a.cl", "line":279}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_aFeeder_value_shreg\' (a.cl:116)\\n - \'_aFeeder_in_v_temp\' (a.cl:118)\\n - \'_443\' (a.cl:182)", "type":"resource", "data":[112, 576, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":116}], [{"filename":"a.cl", "line":118}], [{"filename":"a.cl", "line":182}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aFeeder_channel_array\' (a.cl:115)", "type":"resource", "data":[2548, 11220, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":115}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"160 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n160 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aFeeder_s0_outermost_loop\' (a.cl:138)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":138}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"a.cl:120 (_aFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 520, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"2097152 bytes", "Implemented size":"2097152 bytes", "Number of banks":"16 (banked on bits 6, 7, 8, 9)", "Bank width":"512 bits", "Bank depth":"2048 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 2097152 bytes, implemented size 2097152 bytes, stall-free, 10 reads and 10 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8, 9 into 16 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n2097152B requested,\\n2097152B implemented."}]}, {"name":"kernel_aFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[9, 168, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[9, 102, 0, 0, 0]}, {"name":"a.cl:135", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":135}]]}, {"name":"a.cl:138", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":138}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:132", "type":"resource", "data":[308, 55, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":132}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[308, 55, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:134", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":134}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:135", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":135}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:137", "type":"resource", "data":[17, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":137}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[17, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:138", "type":"resource", "data":[144, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":138}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:282", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":282}]]}]}]}, {"name":"kernel_aFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1681, 9208, 1, 0, 297], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1681, 9208, 1, 0, 297]}]}, {"name":"Feedback", "type":"resource", "data":[217, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:118", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":118}]]}, {"name":"a.cl:119", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":119}]]}, {"name":"a.cl:138", "type":"resource", "data":[39, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":138}]]}, {"name":"a.cl:274", "type":"resource", "data":[161, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 129, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[144, 0, 0, 4.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"16-bit Integer Add", "type":"resource", "count":9, "data":[144, 0, 0, 0, 0]}, {"name":"llvm.fpga.dot.product", "type":"resource", "count":9, "data":[0, 0, 0, 4.5, 0]}]}, {"name":"a.cl:118", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":118}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:138", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":138}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":24, "data":[12, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:144", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":144}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:153", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":153}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:154", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":154}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:157", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":157}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:194", "type":"resource", "data":[350, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":194}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":10, "data":[350, 10, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:203", "type":"resource", "data":[160, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":203}]], "children":[{"name":"16-bit Integer Add", "type":"resource", "count":10, "data":[160, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:205", "type":"resource", "data":[67.5, 11, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":205}]], "children":[{"name":"1-bit And", "type":"resource", "count":10, "data":[10, 10, 0, 0, 0]}, {"name":"16-bit Integer Add", "type":"resource", "count":1, "data":[7.5, 0, 0, 0, 0]}, {"name":"16-bit Integer Compare", "type":"resource", "count":10, "data":[50, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:220", "type":"resource", "data":[940, 300, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":220}]], "children":[{"name":"16-bit Integer Divide", "type":"resource", "count":10, "data":[940, 300, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:221", "type":"resource", "data":[7.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":221}]], "children":[{"name":"16-bit Integer Add", "type":"resource", "count":1, "data":[7.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:223", "type":"resource", "data":[355, 240, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":223}]], "children":[{"name":"1-bit And", "type":"resource", "count":10, "data":[10, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":10, "data":[5, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":10, "data":[340, 240, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"120"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:235", "type":"resource", "data":[350, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":235}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":10, "data":[350, 10, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:237", "type":"resource", "data":[60, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":237}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":10, "data":[60, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:238", "type":"resource", "data":[10, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":238}]], "children":[{"name":"1-bit And", "type":"resource", "count":10, "data":[10, 10, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:254", "type":"resource", "data":[2675, 5210, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":254}]], "children":[{"name":"1-bit And", "type":"resource", "count":10, "data":[10, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":10, "data":[5, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":10, "data":[2660, 5210, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"120"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:274", "type":"resource", "data":[4694, 2690, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]], "children":[{"name":"32-bit Select", "type":"resource", "count":160, "data":[4664, 2688, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:279", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[1.88396, 1.22273, 0.776744, 0.84777, 0.658762], "total_kernel_resources":[9867, 13273, 23, 10, 29], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"84"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_409\' (a.cl:101)\\n - \'_addr_temp\' (a.cl:73)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}], [{"filename":"a.cl", "line":101}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:76)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_j\' (a.cl:79)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_k\' (a.cl:82)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii_iii\' (a.cl:84)", "type":"resource", "data":[7, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":84}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:73)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 315, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 171, 0, 0, 0]}, {"name":"a.cl:76", "type":"resource", "data":[0, 100, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]]}, {"name":"a.cl:79", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]]}, {"name":"a.cl:81", "type":"resource", "data":[0, 10.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]]}, {"name":"a.cl:82", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}, {"name":"a.cl:89", "type":"resource", "data":[0, 10.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":89}]]}, {"name":"a.cl:90", "type":"resource", "data":[0, 21, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":90}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:75", "type":"resource", "data":[308, 55, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[308, 55, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:76", "type":"resource", "data":[383, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[48, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":3, "data":[99, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:79", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:81", "type":"resource", "data":[10.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:89", "type":"resource", "data":[10.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":89}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:90", "type":"resource", "data":[21, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":90}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[21, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:107", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]]}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:73", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}]]}, {"name":"a.cl:76", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:73", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:76", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[32, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:73", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}]]}, {"name":"a.cl:76", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]]}, {"name":"a.cl:79", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:73", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:79", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[9, 24, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[9, 24, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[58, 40, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:101", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]]}, {"name":"a.cl:73", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}]]}, {"name":"a.cl:76", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]]}, {"name":"a.cl:79", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]]}, {"name":"a.cl:82", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:73", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:84", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":84}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:101", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[803, 7331, 2, 0, 11], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[803, 7331, 2, 0, 11]}]}, {"name":"Feedback", "type":"resource", "data":[90, 93, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:101", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]]}, {"name":"a.cl:73", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}]]}, {"name":"a.cl:76", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]]}, {"name":"a.cl:79", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]]}, {"name":"a.cl:82", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}, {"name":"a.cl:84", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":84}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:82", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:84", "type":"resource", "data":[25.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":84}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:91", "type":"resource", "data":[742, 160, 4, 7, 0], "debug":[[{"filename":"a.cl", "line":91}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[742, 160, 4, 7, 0]}], "replace_name":"true"}, {"name":"a.cl:93", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":93}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:95", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":95}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:96", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:98", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":98}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:99", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":99}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:101", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bFeeder", "compute_units":1, "type":"function", "total_percent":[1.96145, 1.25597, 0.821746, 7.66679, 0.197628], "total_kernel_resources":[7111, 14042, 208, 3, 181], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_bFeeder_cycle_temp\' (a.cl:332)\\n - \'_666\' (a.cl:491)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":332}], [{"filename":"a.cl", "line":491}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_bFeeder_value_shreg\' (a.cl:329)\\n - \'_bFeeder_in_v_temp\' (a.cl:331)\\n - \'_578\' (a.cl:395)", "type":"resource", "data":[112, 576, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":329}], [{"filename":"a.cl", "line":331}], [{"filename":"a.cl", "line":395}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bFeeder_channel_array\' (a.cl:328)", "type":"resource", "data":[907, 4059, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":328}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bFeeder_s0_outermost_loop\' (a.cl:351)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":351}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"a.cl:333 (_bFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 208, 0, 0], "debug":[[{"filename":"a.cl", "line":333}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Number of banks":"4 (banked on bits 6, 7)", "Bank width":"512 bits", "Bank depth":"2048 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 4 reads and 4 writes. "}, {"type":"text", "text":"Banked on bits 6, 7 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n524288B requested,\\n524288B implemented."}]}, {"name":"kernel_bFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[9, 168, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[9, 102, 0, 0, 0]}, {"name":"a.cl:348", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":348}]]}, {"name":"a.cl:351", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":351}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:345", "type":"resource", "data":[308, 55, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":345}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[308, 55, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:347", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":347}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:348", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":348}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:350", "type":"resource", "data":[17, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":350}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[17, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:351", "type":"resource", "data":[144, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":351}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:494", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":494}]]}]}]}, {"name":"kernel_bFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[255, 3758, 0, 0, 65], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[255, 3758, 0, 0, 65]}]}, {"name":"Feedback", "type":"resource", "data":[121, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:331", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":331}]]}, {"name":"a.cl:332", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":332}]]}, {"name":"a.cl:351", "type":"resource", "data":[39, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":351}]]}, {"name":"a.cl:486", "type":"resource", "data":[65, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":486}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 10, 0, 0, 105], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:331", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":331}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:351", "type":"resource", "data":[57, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":351}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":12, "data":[6, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:357", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":357}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:366", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":366}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:367", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":367}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:370", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":370}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:407", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":407}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:414", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":414}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:418", "type":"resource", "data":[8, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":418}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:436", "type":"resource", "data":[142, 96.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":436}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 0.5, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"333"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:448", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":448}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:450", "type":"resource", "data":[24, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":450}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[24, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:451", "type":"resource", "data":[4, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":451}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:466", "type":"resource", "data":[1070, 2084.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":466}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[1064, 2084, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"333"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:486", "type":"resource", "data":[1856, 866, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":486}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[1826, 864, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:491", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":491}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bLoader", "compute_units":1, "type":"function", "total_percent":[1.71306, 1.07947, 0.731039, 0.700332, 0.131752], "total_kernel_resources":[8863, 12492, 19, 1.5, 18], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"302"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:291)\\n - \'_544\' (a.cl:314)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":291}], [{"filename":"a.cl", "line":314}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:291)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":291}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_i\' (a.cl:294)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":294}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_j\' (a.cl:297)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_k\' (a.cl:300)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_kk_jj_jjj\' (a.cl:302)", "type":"resource", "data":[7, 17, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":302}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 13 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 13 width by 1 depth"}]}, {"name":"kernel_bLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 293, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 171, 0, 0, 0]}, {"name":"a.cl:294", "type":"resource", "data":[0, 100, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":294}]]}, {"name":"a.cl:297", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]]}, {"name":"a.cl:300", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]]}, {"name":"a.cl:308", "type":"resource", "data":[0, 20, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":308}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:293", "type":"resource", "data":[308, 55, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":293}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[308, 55, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:294", "type":"resource", "data":[383, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":294}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[48, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":3, "data":[99, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:297", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:300", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:308", "type":"resource", "data":[20, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":308}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[20, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:320", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":320}]]}]}]}, {"name":"kernel_bLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:291", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":291}]]}, {"name":"a.cl:294", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":294}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:291", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":291}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:294", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":294}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[32, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:291", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":291}]]}, {"name":"a.cl:294", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":294}]]}, {"name":"a.cl:297", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:291", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":291}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:297", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[9, 24, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[9, 24, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[58, 40, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:291", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":291}]]}, {"name":"a.cl:294", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":294}]]}, {"name":"a.cl:297", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]]}, {"name":"a.cl:300", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]]}, {"name":"a.cl:314", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":314}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:291", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":291}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:300", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:302", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":302}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:314", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":314}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[630, 6734, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[630, 6734, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[90, 93, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:291", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":291}]]}, {"name":"a.cl:294", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":294}]]}, {"name":"a.cl:297", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]]}, {"name":"a.cl:300", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]]}, {"name":"a.cl:302", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":302}]]}, {"name":"a.cl:314", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":314}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:300", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:302", "type":"resource", "data":[22.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":302}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"13-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"13-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:309", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:311", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":311}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:312", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":312}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:314", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":314}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.736534, 0.447683, 0.326896, 0, 0], "total_kernel_resources":[2745, 5586, 0, 0, 54], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:751)\\n - \'_785\' (a.cl:766)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":751}], [{"filename":"a.cl", "line":766}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:751)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":751}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:754)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":754}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_iii_ii_jj\' (a.cl:759)", "type":"resource", "data":[7, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:757)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":757}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 208, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 140, 0, 0, 0]}, {"name":"a.cl:754", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":754}]]}, {"name":"a.cl:757", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":757}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:753", "type":"resource", "data":[308, 55, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":753}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[308, 55, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:754", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":754}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:757", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":757}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:771", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":771}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:751", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":751}]]}, {"name":"a.cl:754", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":754}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:751", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":751}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:754", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":754}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:751", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":751}]]}, {"name":"a.cl:754", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":754}]]}, {"name":"a.cl:757", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":757}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:751", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":751}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:757", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":757}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:759", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 165, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:751", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":751}]]}, {"name":"a.cl:754", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":754}]]}, {"name":"a.cl:757", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":757}]]}, {"name":"a.cl:759", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]]}, {"name":"a.cl:766", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":766}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:757", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":757}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:759", "type":"resource", "data":[25.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:761", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":761}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:764", "type":"resource", "data":[349, 2436, 0, 0, 31], "debug":[[{"filename":"a.cl", "line":764}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:766", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":766}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8779,12545,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":58}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:58 (_aLoader_channel)","type":"resource"},{"data":[11,15366,128,0,0],"debug":[[{"filename":"a.cl","line":60}]],"details":[{"text":"Channel is implemented 5120 bits wide by 256 deep.","type":"text"},{"text":"5120b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:60 (_aFeeder_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":61}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:61 (_bLoader_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"a.cl","line":63}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:63 (_bFeeder_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"a.cl","line":64}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:64 (_Out_channel)","type":"resource"}],"data":[55,25374,213,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[2383,1703,7,0,9],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[1205,6085,0,0,0],"details":[{"text":"Type: Shift Register (160 or fewer tap points)","type":"text"},{"text":"160 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n160 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_688\' (a.cl:569)\\n - \'_693\' (a.cl:581)\\n - \'_695\' (a.cl:584)\\n - \'_aFeeder_channel_array\' (a.cl:502)","type":"resource"},{"data":[1145,4969,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_697\' (a.cl:588)\\n - \'_702\' (a.cl:600)\\n - \'_704\' (a.cl:603)\\n - \'_bFeeder_channel_array\' (a.cl:501)","type":"resource"},{"data":[7,20,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 16 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 16 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (a.cl:524)\\n - \'_742\' (a.cl:670)\\n - \'_744\' (a.cl:672)\\n - \'_745\' (a.cl:673)\\n - \'_753\' (a.cl:681)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:513)\\n - \'_762\' (a.cl:704)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (a.cl:512)\\n - \'_778\' (a.cl:739)","type":"resource"},{"data":[0,0,160,0,0],"details":[{"text":"Type: Shift Register (40 or fewer tap points)","type":"text"},{"text":"40 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\\n40 regs, 64 width by 1024 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:504)\\n - \'_715\' (a.cl:621)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:504)\\n - \'_Z_pipe_shreg\' (a.cl:505)\\n - \'_715\' (a.cl:621)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_i_j_k\' (a.cl:522)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (a.cl:524)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:512)","type":"resource"},{"data":[0,0,150,0,0],"details":[{"text":"Type: Shift Register (36 or fewer tap points)","type":"text"},{"text":"34 registers of width 64 and depth 1024","type":"text"},{"text":"2 registers of width 64 and depth 1025","type":"text"},{"text":"Shift Register,\\n34 regs, 64 width by 1024 depth,\\n2 regs, 64 width by 1025 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:505)","type":"resource"},{"children":[{"count":3,"data":[8003,47735,226,0,866],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[10.8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[4.71429,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":464,"data":[5610.01,3296,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[13630.52429,51031,226,0,866],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":516}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":516}]],"name":"a.cl:516","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":520}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":520}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":520}]],"name":"a.cl:520","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"State","type":"resource"},{"count":2,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"33-bit Integer Compare","type":"resource"},{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"1-bit Or","type":"resource"}],"data":[161.66667,35,0,0,0],"debug":[[{"filename":"a.cl","line":522}]],"name":"a.cl:522","type":"resource"},{"children":[{"count":1,"data":[308,55,0,0,0],"debug":[[{"filename":"a.cl","line":517}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[308,55,0,0,0],"debug":[[{"filename":"a.cl","line":517}]],"name":"a.cl:517","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":519}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":519}]],"name":"a.cl:519","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"33-bit Select","type":"resource"},{"count":64,"data":[790.333,517.333,0,0,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"32-bit Select","type":"resource"}],"data":[795.733,517.333,0,0,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"a.cl:501","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"16-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"16-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"2-bit Select","type":"resource"}],"data":[90.66667,0,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"a.cl:524","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":553}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":553}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":553}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36.833333,1,0,0,0],"debug":[[{"filename":"a.cl","line":553}]],"name":"a.cl:553","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":556}]],"name":"33-bit Select","type":"resource"},{"count":16,"data":[82.3333,69.3333,0,0,0],"debug":[[{"filename":"a.cl","line":556}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":556}]],"name":"Channel Read","type":"resource"}],"data":[88.7333,69.3333,0,0,0],"debug":[[{"filename":"a.cl","line":556}]],"name":"a.cl:556","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":588}]],"name":"33-bit Select","type":"resource"},{"count":16,"data":[82.3333,69.3333,0,0,0],"debug":[[{"filename":"a.cl","line":588}]],"name":"32-bit Select","type":"resource"}],"data":[87.7333,69.3333,0,0,0],"debug":[[{"filename":"a.cl","line":588}]],"name":"a.cl:588","replace_name":"true","type":"resource"},{"children":[{"count":160,"data":[1540.33,80,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"32-bit Select","type":"resource"}],"data":[1540.33,80,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"a.cl:502","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":504}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":504}]],"name":"a.cl:504","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"a.cl:505","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[277.333,0,0,0,0],"debug":[[{"filename":"a.cl","line":559}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":559}]],"name":"Channel Read","type":"resource"}],"data":[278.333,0,0,0,0],"debug":[[{"filename":"a.cl","line":559}]],"name":"a.cl:559","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[277.333,0,0,0,0],"debug":[[{"filename":"a.cl","line":569}]],"name":"32-bit Select","type":"resource"}],"data":[277.333,0,0,0,0],"debug":[[{"filename":"a.cl","line":569}]],"name":"a.cl:569","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":609}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":609}]],"name":"a.cl:609","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"32-bit Or","type":"resource"}],"data":[43,0,0,0,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"a.cl:613","replace_name":"true","type":"resource"},{"children":[{"count":320,"data":[0,0,0,853.335,0],"debug":[[{"filename":"a.cl","line":633}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,853.335,0],"debug":[[{"filename":"a.cl","line":633}]],"name":"a.cl:633","replace_name":"true","type":"resource"},{"children":[{"count":160,"data":[0,0,0,426.666,0],"debug":[[{"filename":"a.cl","line":634}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,426.666,0],"debug":[[{"filename":"a.cl","line":634}]],"name":"a.cl:634","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":641}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":641}]],"name":"a.cl:641","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":653}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":653}]],"name":"a.cl:653","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":657}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":657}]],"name":"a.cl:657","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":658}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":658}]],"name":"a.cl:658","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":659}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":659}]],"name":"a.cl:659","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[2104,128,0,0,0],"debug":[[{"filename":"a.cl","line":660}]],"name":"32-bit Select","type":"resource"}],"data":[2104,128,0,0,0],"debug":[[{"filename":"a.cl","line":660}]],"name":"a.cl:660","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":683}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":683}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"a.cl","line":683}]],"name":"a.cl:683","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":684}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":684}]],"name":"a.cl:684","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":705}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":705}]],"name":"a.cl:705","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":706}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":706}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1,0,0,0],"debug":[[{"filename":"a.cl","line":706}]],"name":"a.cl:706","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"a.cl:710","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":733}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.57143,0,0,0,0],"debug":[[{"filename":"a.cl","line":733}]],"name":"a.cl:733","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":739}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":739}]],"name":"a.cl:739","replace_name":"true","type":"resource"}],"compute_units":1,"data":[30682.005583,67666.9996,543,1283.001,885],"debug":[[{"filename":"a.cl","line":501}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[30682,67667,543,1283,885],"total_percent":[9.12389,5.66269,3.95991,20.0147,84.5191],"type":"function"},{"children":[{"data":[251,61,129,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_cycle_temp\' (a.cl:119)\\n - \'_532\' (a.cl:279)","type":"resource"},{"data":[112,576,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_value_shreg\' (a.cl:116)\\n - \'_aFeeder_in_v_temp\' (a.cl:118)\\n - \'_443\' (a.cl:182)","type":"resource"},{"data":[2548,11220,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"160 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n160 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aFeeder_channel_array\' (a.cl:115)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aFeeder_s0_outermost_loop\' (a.cl:138)","type":"resource"},{"data":[0,0,520,0,0],"details":[{"Additional information":[{"text":"Requested size 2097152 bytes, implemented size 2097152 bytes, stall-free, 10 reads and 10 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8, 9 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2048 words","Bank width":"512 bits","Implemented size":"2097152 bytes","Number of banks":"16 (banked on bits 6, 7, 8, 9)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2097152 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n2097152B requested,\\n2097152B implemented.","type":"brief"}],"name":"a.cl:120 (_aFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[1690,9310,1,0,297],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":9,"data":[144,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"16-bit Integer Add","type":"resource"},{"count":9,"data":[0,0,0,4.5,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.dot.product","type":"resource"}],"data":[1834,9310,1,4.5,297],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"a.cl:135","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"1-bit And","type":"resource"},{"count":24,"data":[12,0,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"4-bit Select","type":"resource"}],"data":[207,36,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"a.cl:138","type":"resource"},{"children":[{"count":1,"data":[308,55,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[308,55,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"a.cl:132","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"a.cl:134","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[17,0,0,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"32-bit Integer Add","type":"resource"}],"data":[17,0,0,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"a.cl:137","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"32-bit Select","type":"resource"}],"data":[416,0,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"a.cl:118","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":144}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":144}]],"name":"a.cl:144","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":153}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":153}]],"name":"a.cl:153","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":154}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":154}]],"name":"a.cl:154","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":157}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":157}]],"name":"a.cl:157","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[350,10,0,0,0],"debug":[[{"filename":"a.cl","line":194}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[350,10,0,0,0],"debug":[[{"filename":"a.cl","line":194}]],"name":"a.cl:194","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"16-bit Integer Add","type":"resource"}],"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"a.cl:203","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[10,10,0,0,0],"debug":[[{"filename":"a.cl","line":205}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[7.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":205}]],"name":"16-bit Integer Add","type":"resource"},{"count":10,"data":[50,1,0,0,0],"debug":[[{"filename":"a.cl","line":205}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[67.5,11,0,0,0],"debug":[[{"filename":"a.cl","line":205}]],"name":"a.cl:205","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[940,300,0,0,0],"debug":[[{"filename":"a.cl","line":220}]],"name":"16-bit Integer Divide","type":"resource"}],"data":[940,300,0,0,0],"debug":[[{"filename":"a.cl","line":220}]],"name":"a.cl:220","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":221}]],"name":"16-bit Integer Add","type":"resource"}],"data":[7.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":221}]],"name":"a.cl:221","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[10,0,0,0,0],"debug":[[{"filename":"a.cl","line":223}]],"name":"1-bit And","type":"resource"},{"count":10,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":223}]],"name":"1-bit Or","type":"resource"},{"count":10,"data":[340,240,0,0,0],"debug":[[{"filename":"a.cl","line":223}]],"name":"Store","type":"resource"}],"data":[355,240,0,0,0],"debug":[[{"filename":"a.cl","line":223}]],"name":"a.cl:223","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[350,10,0,0,0],"debug":[[{"filename":"a.cl","line":235}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[350,10,0,0,0],"debug":[[{"filename":"a.cl","line":235}]],"name":"a.cl:235","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[60,0,0,0,0],"debug":[[{"filename":"a.cl","line":237}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[60,0,0,0,0],"debug":[[{"filename":"a.cl","line":237}]],"name":"a.cl:237","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[10,10,0,0,0],"debug":[[{"filename":"a.cl","line":238}]],"name":"1-bit And","type":"resource"}],"data":[10,10,0,0,0],"debug":[[{"filename":"a.cl","line":238}]],"name":"a.cl:238","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[10,0,0,0,0],"debug":[[{"filename":"a.cl","line":254}]],"name":"1-bit And","type":"resource"},{"count":10,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":254}]],"name":"1-bit Or","type":"resource"},{"count":10,"data":[2660,5210,0,0,0],"debug":[[{"filename":"a.cl","line":254}]],"name":"Load","type":"resource"}],"data":[2675,5210,0,0,0],"debug":[[{"filename":"a.cl","line":254}]],"name":"a.cl:254","replace_name":"true","type":"resource"},{"children":[{"count":160,"data":[4664,2688,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"Channel Write","type":"resource"}],"data":[4694,2690,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"a.cl:274","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"a.cl:279","replace_name":"true","type":"resource"}],"compute_units":1,"data":[16633,32136,650,7.5,310],"debug":[[{"filename":"a.cl","line":115}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aFeeder","total_kernel_resources":[16633,32136,650,7.5,310],"total_percent":[4.31884,2.6724,1.88062,23.9587,0.527009],"type":"function"},{"children":[{"data":[233,195,2,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_409\' (a.cl:101)\\n - \'_addr_temp\' (a.cl:73)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:76)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_j\' (a.cl:79)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_k\' (a.cl:82)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii_iii\' (a.cl:84)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:73)","type":"resource"},{"children":[{"count":4,"data":[819,7531,2,0,11],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[832,7531,2,0,11],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,100,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[48,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[132,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[428,104,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"a.cl:76","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[81,2,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"a.cl:79","type":"resource"},{"children":[{"count":1,"data":[0,10.5,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"State","type":"resource"},{"count":1,"data":[10.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"32-bit Integer Add","type":"resource"}],"data":[10.5,10.5,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"a.cl:81","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"1-bit Or","type":"resource"}],"data":[81.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"a.cl:82","type":"resource"},{"children":[{"count":1,"data":[0,10.5,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"State","type":"resource"},{"count":1,"data":[10.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"32-bit Integer Add","type":"resource"}],"data":[10.5,10.5,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"a.cl:89","type":"resource"},{"children":[{"count":1,"data":[0,21,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"State","type":"resource"},{"count":1,"data":[21,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[21,21,0,1.5,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"a.cl:90","type":"resource"},{"children":[{"count":1,"data":[308,55,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[308,55,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"a.cl:75","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[63,0,0,0,0],"debug":[[{"filename":"a.cl","line":73}]],"name":"33-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"a.cl","line":73}]],"name":"a.cl:73","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"2-bit Select","type":"resource"}],"data":[57.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"a.cl:84","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"32-bit Integer Add","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"a.cl:101","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"a.cl:91","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"a.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"a.cl:95","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"a.cl:96","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"a.cl:98","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"a.cl:99","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9867,13273,23,10,29],"debug":[[{"filename":"a.cl","line":73}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":84}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[9867,13273,23,10,29],"total_percent":[1.88396,1.22273,0.776744,0.84777,0.658762],"type":"function"},{"children":[{"data":[154,60,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_cycle_temp\' (a.cl:332)\\n - \'_666\' (a.cl:491)","type":"resource"},{"data":[112,576,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_value_shreg\' (a.cl:329)\\n - \'_bFeeder_in_v_temp\' (a.cl:331)\\n - \'_578\' (a.cl:395)","type":"resource"},{"data":[907,4059,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bFeeder_channel_array\' (a.cl:328)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bFeeder_s0_outermost_loop\' (a.cl:351)","type":"resource"},{"data":[0,0,208,0,0],"details":[{"Additional information":[{"text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2048 words","Bank width":"512 bits","Implemented size":"524288 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"524288 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n524288B requested,\\n524288B implemented.","type":"brief"}],"name":"a.cl:333 (_bFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[264,3860,0,0,65],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[264,3860,0,0,65],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":348}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":348}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":348}]],"name":"a.cl:348","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":351}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":351}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":351}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":351}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":351}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":351}]],"name":"1-bit And","type":"resource"},{"count":12,"data":[6,1,0,0,0],"debug":[[{"filename":"a.cl","line":351}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":351}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":351}]],"name":"4-bit Select","type":"resource"}],"data":[201,37,0,0,0],"debug":[[{"filename":"a.cl","line":351}]],"name":"a.cl:351","type":"resource"},{"children":[{"count":1,"data":[308,55,0,0,0],"debug":[[{"filename":"a.cl","line":345}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[308,55,0,0,0],"debug":[[{"filename":"a.cl","line":345}]],"name":"a.cl:345","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":347}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":347}]],"name":"a.cl:347","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[17,0,0,0,0],"debug":[[{"filename":"a.cl","line":350}]],"name":"32-bit Integer Add","type":"resource"}],"data":[17,0,0,0,0],"debug":[[{"filename":"a.cl","line":350}]],"name":"a.cl:350","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"a.cl","line":331}]],"name":"32-bit Select","type":"resource"}],"data":[416,0,0,0,0],"debug":[[{"filename":"a.cl","line":331}]],"name":"a.cl:331","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":357}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":357}]],"name":"a.cl:357","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":366}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":366}]],"name":"a.cl:366","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":367}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":367}]],"name":"a.cl:367","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":370}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":370}]],"name":"a.cl:370","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":407}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":407}]],"name":"a.cl:407","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":414}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":414}]],"name":"a.cl:414","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"a.cl","line":418}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":418}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"a.cl","line":418}]],"name":"a.cl:418","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":436}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":436}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":436}]],"name":"Store","type":"resource"}],"data":[142,96.5,0,0,0],"debug":[[{"filename":"a.cl","line":436}]],"name":"a.cl:436","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":448}]],"name":"a.cl:448","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[24,0,0,0,0],"debug":[[{"filename":"a.cl","line":450}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[24,0,0,0,0],"debug":[[{"filename":"a.cl","line":450}]],"name":"a.cl:450","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"a.cl","line":451}]],"name":"1-bit And","type":"resource"}],"data":[4,4,0,0,0],"debug":[[{"filename":"a.cl","line":451}]],"name":"a.cl:451","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":466}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":466}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":466}]],"name":"Load","type":"resource"}],"data":[1070,2084.5,0,0,0],"debug":[[{"filename":"a.cl","line":466}]],"name":"a.cl:466","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[1826,864,0,0,0],"debug":[[{"filename":"a.cl","line":486}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":486}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":486}]],"name":"Channel Write","type":"resource"}],"data":[1856,866,0,0,0],"debug":[[{"filename":"a.cl","line":486}]],"name":"a.cl:486","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":491}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":491}]],"name":"a.cl:491","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7111,14042,208,3,181],"debug":[[{"filename":"a.cl","line":328}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_bFeeder","total_kernel_resources":[7111,14042,208,3,181],"total_percent":[1.96145,1.25597,0.821746,7.66679,0.197628],"type":"function"},{"children":[{"data":[233,195,2,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:291)\\n - \'_544\' (a.cl:314)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:291)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_i\' (a.cl:294)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_j\' (a.cl:297)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_k\' (a.cl:300)","type":"resource"},{"data":[7,17,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 13 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 13 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_kk_jj_jjj\' (a.cl:302)","type":"resource"},{"children":[{"count":4,"data":[646,6934,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[659,6934,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,100,0,0,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[48,0,0,0,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[132,0,0,0,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[428,104,0,0,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"a.cl:294","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[81,2,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"a.cl:297","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"1-bit Or","type":"resource"}],"data":[81.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"a.cl:300","type":"resource"},{"children":[{"count":1,"data":[0,20,0,0,0],"debug":[[{"filename":"a.cl","line":308}]],"name":"State","type":"resource"},{"count":1,"data":[20,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":308}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[20,20,0,1.5,0],"debug":[[{"filename":"a.cl","line":308}]],"name":"a.cl:308","type":"resource"},{"children":[{"count":1,"data":[308,55,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[308,55,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"a.cl:293","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[63,0,0,0,0],"debug":[[{"filename":"a.cl","line":291}]],"name":"33-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"a.cl","line":291}]],"name":"a.cl:291","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":302}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":302}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":302}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":302}]],"name":"13-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":302}]],"name":"13-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":302}]],"name":"2-bit Select","type":"resource"}],"data":[54.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":302}]],"name":"a.cl:302","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"32-bit Integer Add","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"a.cl:314","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"a.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"a.cl:311","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"a.cl:312","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8863,12492,19,1.5,18],"debug":[[{"filename":"a.cl","line":291}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":302}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_bLoader","total_kernel_resources":[8863,12492,19,1.5,18],"total_percent":[1.71306,1.07947,0.731039,0.700332,0.131752],"type":"function"},{"children":[{"data":[149,137,0,0,13],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:751)\\n - \'_785\' (a.cl:766)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:751)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:754)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_iii_ii_jj\' (a.cl:759)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:757)","type":"resource"},{"children":[{"count":3,"data":[26,310,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[28,310,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"a.cl","line":754}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":754}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":754}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":754}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":754}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":754}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":754}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[312,70,0,0,0],"debug":[[{"filename":"a.cl","line":754}]],"name":"a.cl:754","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"1-bit Or","type":"resource"}],"data":[81.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"a.cl:757","type":"resource"},{"children":[{"count":1,"data":[308,55,0,0,0],"debug":[[{"filename":"a.cl","line":753}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[308,55,0,0,0],"debug":[[{"filename":"a.cl","line":753}]],"name":"a.cl:753","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":751}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":751}]],"name":"a.cl:751","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"2-bit Select","type":"resource"}],"data":[57.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"a.cl:759","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":761}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":761}]],"name":"a.cl:761","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":764}]],"name":"Store","type":"resource"}],"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":764}]],"name":"a.cl:764","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"a.cl:766","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2745,5586,0,0,54],"debug":[[{"filename":"a.cl","line":751}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2745,5586,0,0,54],"total_percent":[0.736534,0.447683,0.326896,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[84735.005583,183181.9996,1736,1305.001,1477],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[219235,355634,2133,1305,1477],"total_percent":[47.4096,29.1169,20.8119,78.6215,85.9684],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_aFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_aFeeder.B0", "details":[{"type":"table", "Latency":"16"}]}, {"type":"bb", "id":4, "name":"kernel_aFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"kernel_aFeeder.B2", "children":[{"type":"inst", "id":6, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":157}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"a.cl", "line":223}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Store", "debug":[[{"filename":"a.cl", "line":223}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"a.cl", "line":223}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Store", "debug":[[{"filename":"a.cl", "line":223}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"a.cl", "line":223}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"a.cl", "line":223}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"a.cl", "line":223}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"a.cl", "line":223}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"28", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"a.cl", "line":223}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"30", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"a.cl", "line":223}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"31", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"a.cl", "line":254}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"32", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":274}]], "details":[{"type":"table", "Width":"5120 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"39", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":30, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":138}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"31"}]}, {"type":"inst", "id":31, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"39", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"39", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":32, "name":"Local Memory", "children":[{"type":"memsys", "id":33, "name":"_aFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":120}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"2097152B requested\\n2097152B implemented"}], "Requested size":"2097152 bytes", "Implemented size":"2097152 bytes", "Number of banks":"16", "Bank width":"512 bits", "Bank depth":"2048 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":70, "name":"kernel_bFeeder", "children":[{"type":"bb", "id":71, "name":"kernel_bFeeder.B0", "details":[{"type":"table", "Latency":"16"}]}, {"type":"bb", "id":72, "name":"kernel_bFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":73, "name":"kernel_bFeeder.B2", "children":[{"type":"inst", "id":74, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":370}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":76, "name":"Store", "debug":[[{"filename":"a.cl", "line":436}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":77, "name":"Load", "debug":[[{"filename":"a.cl", "line":466}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"10", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":78, "name":"Store", "debug":[[{"filename":"a.cl", "line":436}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"11", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":79, "name":"Load", "debug":[[{"filename":"a.cl", "line":466}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":80, "name":"Store", "debug":[[{"filename":"a.cl", "line":436}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":81, "name":"Load", "debug":[[{"filename":"a.cl", "line":466}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":82, "name":"Store", "debug":[[{"filename":"a.cl", "line":436}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":83, "name":"Load", "debug":[[{"filename":"a.cl", "line":466}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":84, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":486}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"23", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":86, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":351}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"87"}]}, {"type":"inst", "id":87, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"23", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"23", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":88, "name":"Local Memory", "children":[{"type":"memsys", "id":89, "name":"_bFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":333}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"524288B requested\\n524288B implemented"}], "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Number of banks":"4", "Bank width":"512 bits", "Bank depth":"2048 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":102, "name":"kernel_Out", "children":[{"type":"bb", "id":103, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"15"}]}, {"type":"bb", "id":104, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"107"}]}, {"type":"bb", "id":105, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":106, "name":"kernel_Out.B3", "children":[{"type":"inst", "id":108, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":556}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":109, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":559}]], "details":[{"type":"table", "Width":"5120 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":110, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":710}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"97", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":112, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":524}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"113"}]}, {"type":"inst", "id":113, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"97", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"97", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":107, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":114, "name":"kernel_aLoader", "children":[{"type":"bb", "id":115, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":116, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":117, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"118"}]}, {"type":"bb", "id":118, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":119, "name":"kernel_aLoader.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"121"}]}, {"type":"bb", "id":120, "name":"kernel_aLoader.B5", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"122"}]}, {"type":"bb", "id":121, "name":"kernel_aLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":122, "name":"kernel_aLoader.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":123, "name":"kernel_aLoader.B8", "children":[{"type":"inst", "id":124, "name":"Load", "debug":[[{"filename":"a.cl", "line":98}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":125, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":99}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"185", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":126, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":84}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"127"}]}, {"type":"inst", "id":127, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"185", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"185", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":129, "name":"kernel_bLoader", "children":[{"type":"bb", "id":130, "name":"kernel_bLoader.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":131, "name":"kernel_bLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":132, "name":"kernel_bLoader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"133"}]}, {"type":"bb", "id":133, "name":"kernel_bLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":134, "name":"kernel_bLoader.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"136"}]}, {"type":"bb", "id":135, "name":"kernel_bLoader.B5", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"137"}]}, {"type":"bb", "id":136, "name":"kernel_bLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":137, "name":"kernel_bLoader.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":138, "name":"kernel_bLoader.B8", "children":[{"type":"inst", "id":139, "name":"Load", "debug":[[{"filename":"a.cl", "line":311}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"56", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":140, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":312}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"184", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":141, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":302}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"142"}]}, {"type":"inst", "id":142, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"184", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"184", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":143, "name":"kernel_unloader", "children":[{"type":"bb", "id":144, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":145, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":146, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"148"}]}, {"type":"bb", "id":147, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"149"}]}, {"type":"bb", "id":148, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":149, "name":"kernel_unloader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":150, "name":"kernel_unloader.B6", "children":[{"type":"inst", "id":151, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":761}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":152, "name":"Store", "debug":[[{"filename":"a.cl", "line":764}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":153, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":759}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"154"}]}, {"type":"inst", "id":154, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":128, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":111, "name":"_Out_channel", "debug":[[{"filename":"a.cl", "line":496}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":29, "name":"_aFeeder_channel", "debug":[[{"filename":"a.cl", "line":110}]], "details":[{"type":"table", "Width":"5120 bits", "Depth":"256"}]}, {"type":"channel", "id":7, "name":"_aLoader_channel", "debug":[[{"filename":"a.cl", "line":110}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":85, "name":"_bFeeder_channel", "debug":[[{"filename":"a.cl", "line":323}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":75, "name":"_bLoader_channel", "debug":[[{"filename":"a.cl", "line":323}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}], "links":[{"from":7, "to":6}, {"from":28, "to":29}, {"from":33, "to":9}, {"from":33, "to":11}, {"from":33, "to":13}, {"from":33, "to":15}, {"from":33, "to":17}, {"from":33, "to":19}, {"from":33, "to":21}, {"from":33, "to":23}, {"from":33, "to":25}, {"from":33, "to":27}, {"from":8, "to":33}, {"from":10, "to":33}, {"from":12, "to":33}, {"from":14, "to":33}, {"from":16, "to":33}, {"from":18, "to":33}, {"from":20, "to":33}, {"from":22, "to":33}, {"from":24, "to":33}, {"from":26, "to":33}, {"from":31, "to":4}, {"from":31, "to":30}, {"from":3, "to":30}, {"from":6, "to":31}, {"from":8, "to":31}, {"from":9, "to":31}, {"from":10, "to":31}, {"from":11, "to":31}, {"from":12, "to":31}, {"from":13, "to":31}, {"from":14, "to":31}, {"from":15, "to":31}, {"from":16, "to":31}, {"from":17, "to":31}, {"from":18, "to":31}, {"from":19, "to":31}, {"from":20, "to":31}, {"from":21, "to":31}, {"from":22, "to":31}, {"from":23, "to":31}, {"from":24, "to":31}, {"from":25, "to":31}, {"from":26, "to":31}, {"from":27, "to":31}, {"from":28, "to":31}, {"from":30, "to":6}, {"from":6, "to":8}, {"from":6, "to":9}, {"from":6, "to":10}, {"from":6, "to":11}, {"from":6, "to":12}, {"from":6, "to":13}, {"from":6, "to":14}, {"from":6, "to":15}, {"from":6, "to":16}, {"from":6, "to":17}, {"from":6, "to":18}, {"from":6, "to":19}, {"from":6, "to":20}, {"from":6, "to":21}, {"from":6, "to":22}, {"from":6, "to":23}, {"from":6, "to":24}, {"from":6, "to":25}, {"from":6, "to":26}, {"from":6, "to":27}, {"from":8, "to":28}, {"from":9, "to":28}, {"from":10, "to":28}, {"from":11, "to":28}, {"from":12, "to":28}, {"from":13, "to":28}, {"from":14, "to":28}, {"from":15, "to":28}, {"from":16, "to":28}, {"from":17, "to":28}, {"from":18, "to":28}, {"from":19, "to":28}, {"from":20, "to":28}, {"from":21, "to":28}, {"from":22, "to":28}, {"from":23, "to":28}, {"from":24, "to":28}, {"from":25, "to":28}, {"from":26, "to":28}, {"from":27, "to":28}, {"from":75, "to":74}, {"from":84, "to":85}, {"from":89, "to":77}, {"from":89, "to":79}, {"from":89, "to":81}, {"from":89, "to":83}, {"from":76, "to":89}, {"from":78, "to":89}, {"from":80, "to":89}, {"from":82, "to":89}, {"from":87, "to":72}, {"from":87, "to":86}, {"from":71, "to":86}, {"from":74, "to":87}, {"from":76, "to":87}, {"from":77, "to":87}, {"from":78, "to":87}, {"from":79, "to":87}, {"from":80, "to":87}, {"from":81, "to":87}, {"from":82, "to":87}, {"from":83, "to":87}, {"from":84, "to":87}, {"from":86, "to":74}, {"from":74, "to":76}, {"from":74, "to":77}, {"from":74, "to":78}, {"from":74, "to":79}, {"from":74, "to":80}, {"from":74, "to":81}, {"from":74, "to":82}, {"from":74, "to":83}, {"from":76, "to":84}, {"from":77, "to":84}, {"from":78, "to":84}, {"from":79, "to":84}, {"from":80, "to":84}, {"from":81, "to":84}, {"from":82, "to":84}, {"from":83, "to":84}, {"from":85, "to":108}, {"from":29, "to":109}, {"from":110, "to":111}, {"from":107, "to":104}, {"from":103, "to":104}, {"from":107, "to":105}, {"from":113, "to":112}, {"from":104, "to":112}, {"from":108, "to":113}, {"from":109, "to":113}, {"from":110, "to":113}, {"from":113, "to":107}, {"from":112, "to":108}, {"from":112, "to":109}, {"from":108, "to":110}, {"from":109, "to":110}, {"from":125, "to":7}, {"from":118, "to":116}, {"from":118, "to":117}, {"from":115, "to":117}, {"from":121, "to":118}, {"from":121, "to":119}, {"from":117, "to":119}, {"from":122, "to":120}, {"from":119, "to":120}, {"from":122, "to":121}, {"from":127, "to":122}, {"from":127, "to":126}, {"from":120, "to":126}, {"from":124, "to":127}, {"from":125, "to":127}, {"from":126, "to":124}, {"from":124, "to":125}, {"from":128, "to":124}, {"from":140, "to":75}, {"from":133, "to":131}, {"from":133, "to":132}, {"from":130, "to":132}, {"from":136, "to":133}, {"from":136, "to":134}, {"from":132, "to":134}, {"from":137, "to":135}, {"from":134, "to":135}, {"from":137, "to":136}, {"from":142, "to":137}, {"from":142, "to":141}, {"from":135, "to":141}, {"from":139, "to":142}, {"from":140, "to":142}, {"from":141, "to":139}, {"from":139, "to":140}, {"from":128, "to":139}, {"from":111, "to":151}, {"from":148, "to":145}, {"from":148, "to":146}, {"from":144, "to":146}, {"from":149, "to":147}, {"from":146, "to":147}, {"from":149, "to":148}, {"from":154, "to":149}, {"from":154, "to":153}, {"from":147, "to":153}, {"from":151, "to":154}, {"from":152, "to":154}, {"from":153, "to":151}, {"from":151, "to":152}, {"from":152, "to":128}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_aFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":110}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aFeeder.B2", "data":["Yes", "~1", "3"], "debug":[[{"filename":"a.cl", "line":138}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"157"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"274"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":161}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_bFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":323}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bFeeder.B2", "data":["Yes", "~1", "3"], "debug":[[{"filename":"a.cl", "line":351}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"370"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"486"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":374}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":496}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":522}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":524}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"556"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"559"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"710"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":527}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":530}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":535}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":564}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":567}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":628}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":649}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":691}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":696}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":714}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":717}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":720}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":67}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":76}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":79}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":82}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":84}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"98"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"99"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_bLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":285}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":294}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":297}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":300}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":302}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"311"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"312"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":746}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":754}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":757}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":759}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"761"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"764"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_aFeeder.B0":{"name":"kernel_aFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":16, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aFeeder.B1":{"name":"kernel_aFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aFeeder.B2":{"name":"kernel_aFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":39, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"138"}]}]}}, "kernel_bFeeder.B0":{"name":"kernel_bFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":16, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bFeeder.B1":{"name":"kernel_bFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bFeeder.B2":{"name":"kernel_bFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":23, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"351"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":15, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"522"}]}]}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":97, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"524"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"76"}]}]}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"79"}]}]}}, "kernel_aLoader.B5":{"name":"kernel_aLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"82"}]}]}}, "kernel_aLoader.B6":{"name":"kernel_aLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B7":{"name":"kernel_aLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_aLoader.B8":{"name":"kernel_aLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":185, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"84"}]}]}}, "kernel_bLoader.B0":{"name":"kernel_bLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B1":{"name":"kernel_bLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B2":{"name":"kernel_bLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"294"}]}]}}, "kernel_bLoader.B3":{"name":"kernel_bLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_bLoader.B4":{"name":"kernel_bLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"297"}]}]}}, "kernel_bLoader.B5":{"name":"kernel_bLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"300"}]}]}}, "kernel_bLoader.B6":{"name":"kernel_bLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_bLoader.B7":{"name":"kernel_bLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_bLoader.B8":{"name":"kernel_bLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":184, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"302"}]}]}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"754"}]}]}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"757"}]}]}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"759"}]}]}}}, "functions":{"kernel_aFeeder":{"debug":[{"filename":"a.cl", "line":110}], "loop_hierachy":{"kernel_aFeeder__no_loop":["kernel_aFeeder.B0", "kernel_aFeeder.B1"], "kernel_aFeeder.B2":["kernel_aFeeder.B2"]}}, "kernel_bFeeder":{"debug":[{"filename":"a.cl", "line":323}], "loop_hierachy":{"kernel_bFeeder__no_loop":["kernel_bFeeder.B0", "kernel_bFeeder.B1"], "kernel_bFeeder.B2":["kernel_bFeeder.B2"]}}, "kernel_Out":{"debug":[{"filename":"a.cl", "line":496}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B2"], "kernel_Out.B1":["kernel_Out.B1", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3"]}}, "kernel_aLoader":{"debug":[{"filename":"a.cl", "line":67}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B1"], "kernel_aLoader.B2":["kernel_aLoader.B2", "kernel_aLoader.B4", "kernel_aLoader.B3"], "kernel_aLoader.B4":["kernel_aLoader.B4", "kernel_aLoader.B5", "kernel_aLoader.B6"], "kernel_aLoader.B5":["kernel_aLoader.B5", "kernel_aLoader.B8", "kernel_aLoader.B7"], "kernel_aLoader.B8":["kernel_aLoader.B8"]}}, "kernel_bLoader":{"debug":[{"filename":"a.cl", "line":285}], "loop_hierachy":{"kernel_bLoader__no_loop":["kernel_bLoader.B0", "kernel_bLoader.B1"], "kernel_bLoader.B2":["kernel_bLoader.B2", "kernel_bLoader.B4", "kernel_bLoader.B3"], "kernel_bLoader.B4":["kernel_bLoader.B4", "kernel_bLoader.B5", "kernel_bLoader.B6"], "kernel_bLoader.B5":["kernel_bLoader.B5", "kernel_bLoader.B8", "kernel_bLoader.B7"], "kernel_bLoader.B8":["kernel_bLoader.B8"]}}, "kernel_unloader":{"debug":[{"filename":"a.cl", "line":746}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B1"], "kernel_unloader.B2":["kernel_unloader.B2", "kernel_unloader.B3", "kernel_unloader.B4"], "kernel_unloader.B3":["kernel_unloader.B3", "kernel_unloader.B6", "kernel_unloader.B5"], "kernel_unloader.B6":["kernel_unloader.B6"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":496}]]}, {"name":"kernel_aFeeder", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":110}]]}, {"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":67}]]}, {"name":"kernel_bFeeder", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":323}]]}, {"name":"kernel_bLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":285}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":746}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_Out", "data":[30682, 67667, 543, 1283, 885], "debug":[[{"filename":"a.cl", "line":496}]]}, {"name":"kernel_aFeeder", "data":[16633, 32136, 650, 7.5, 310], "debug":[[{"filename":"a.cl", "line":110}]]}, {"name":"kernel_aLoader", "data":[9867, 13273, 23, 10, 29], "debug":[[{"filename":"a.cl", "line":67}]]}, {"name":"kernel_bFeeder", "data":[7111, 14042, 208, 3, 181], "debug":[[{"filename":"a.cl", "line":323}]]}, {"name":"kernel_bLoader", "data":[8863, 12492, 19, 1.5, 18], "debug":[[{"filename":"a.cl", "line":285}]]}, {"name":"kernel_unloader", "data":[2745, 5586, 0, 0, 54], "debug":[[{"filename":"a.cl", "line":746}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[75901, 145196, 1443, 1305, 1477]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[8779, 12545, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 25374, 213, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[219235, 355634, 2133, 1305, 1477], "data_percent":[25.6595, 20.8119, 78.6215, 85.9684]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc a.cl -v -profile -fpc -fp-relaxed -high-effort -board=pac_a10 -o a.aocx"],"name":"Command"},{"data":["Thu Aug 18 06:51:30 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/home/u114360/t2sp/t2s/tests/performance/gemm-complex/a.cl","line":120}]],"details":["/home/u114360/t2sp/t2s/tests/performance/gemm-complex/a.cl:120:60: warning: attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"],"name":"attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[229.00 ,458.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[93849.1 ,256616 ,1439 ,1317 ,1419  ]  },  {"name":"kernel_Out","data":[57232.4 ,171668 ,543 ,1284 ,875]  },  {"name":"kernel_aFeeder","data":[17272.6 ,44267 ,650 ,13 ,299]  },  {"name":"kernel_aLoader","data":[4969.8 ,9315 ,21 ,14 ,25]  },  {"name":"kernel_bFeeder","data":[7816.9 ,18430 ,208 ,4 ,170]  },  {"name":"kernel_bLoader","data":[4250.7 ,8394 ,17 ,2 ,12]  },  {"name":"kernel_unloader","data":[2306.7 ,4542 ,0 ,0 ,38]  }]}}';
var fileJSON=[{"path":"/home/u114360/t2sp/t2s/tests/performance/gemm-complex/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u114360/t2sp/t2s/tests/performance/gemm-complex/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-cm-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012channel complex8 _aLoader_channel __attribute__((depth(256))) ;\012typedef struct { complex8 s[10]; } _aFeeder_channel_array_t;\012channel _aFeeder_channel_array_t _aFeeder_channel __attribute__((depth(256))) ;\012channel complex8 _bLoader_channel __attribute__((depth(256))) ;\012typedef struct { complex8 s[4]; } _bFeeder_channel_array_t;\012channel _bFeeder_channel_array_t _bFeeder_channel __attribute__((depth(256))) ;\012channel complex4 _Out_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_aLoader\012#define __address_space__A_serializer_mem_channel __global\012__kernel void kernel_aLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__A_serializer_mem_channel const complex *restrict _A_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _393 = _A_extent_1 / 320;\012 for (int _aLoader_s0_i = 0; _aLoader_s0_i < 0 + _393; _aLoader_s0_i++)\012 {\012  int _394 = _B_extent_0 >> 7;\012  for (int _aLoader_s0_j = 0; _aLoader_s0_j < 0 + _394; _aLoader_s0_j++)\012  {\012   int _395 = _A_extent_0 >> 8;\012   for (int _aLoader_s0_k = 0; _aLoader_s0_k < 0 + _395; _aLoader_s0_k++)\012   {\012    for (int _aLoader_s0_kk_ii_iii = 0; _aLoader_s0_kk_ii_iii < 0 + 10240; _aLoader_s0_kk_ii_iii++)\012    {\012     int _396 = _addr_temp;\012     int _397 = _B_extent_0 >> 7;\012     int _398 = _A_extent_0 >> 8;\012     int _399 = _397 * _398;\012     int _400 = _399 * 10240;\012     int _401 = _396 / _400;\012     int _402 = _401 * _398;\012     int _403 = _402 * 10240;\012     int _404 = _398 * 10240;\012     int _405 = _396 % _404;\012     int _406 = _403 + _405;\012     int _407 = _406 * 8;\012     complex8 _408 = {vload16(0, (__address_space__A_serializer_mem_channel float*)(_A_serializer_mem_channel + _407))};\012     write_channel_intel(_aLoader_channel, _408);\012     (void)_408;\012     int _409 = _396 + 1;\012     _addr_temp = _409;\012    } // for _aLoader_s0_kk_ii_iii\012   } // for _aLoader_s0_k\012  } // for _aLoader_s0_j\012 } // for _aLoader_s0_i\012} // kernel kernel_aLoader\012#undef __address_space__A_serializer_mem_channel\012// Address spaces for kernel_aFeeder\012__kernel void kernel_aFeeder(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 _aFeeder_channel_array_t _aFeeder_channel_array;\012 complex8 _aFeeder_value_shreg;\012 uint _aFeeder_time_stamp_shreg;\012 complex8 _aFeeder_in_v_temp;\012 uint _aFeeder_cycle_temp;\012 complex8 __attribute__((memory, numbanks(16), singlepump, numwriteports(1), numreadports(1))) _aFeeder_DB_0_ibuffer[2][32][32][16];\012 #pragma unroll\012 for (int _aFeeder_s0_jjj_init = 0; _aFeeder_s0_jjj_init < 0 + 4; _aFeeder_s0_jjj_init++)\012 {\012  bool _410 = _aFeeder_s0_jjj_init == 0;\012  if (_410)\012  {\012   uint _411 = (uint)(ADD_UINT64_T_SUFFIX(22528));\012   _aFeeder_cycle_temp = _411;\012  } // if _410\012 } // for _aFeeder_s0_jjj_init\012 int _412 = _A_extent_0 >> 8;\012 int _413 = _A_extent_1 / 320;\012 int _414 = _B_extent_0 >> 7;\012 int _415 = _413 * _414;\012 int _416 = _412 * _415;\012 int _417 = _416 * 32768;\012 int _418 = _417 + 32768;\012 for (int _aFeeder_s0_outermost_loop = 0; _aFeeder_s0_outermost_loop < 0 + _418; _aFeeder_s0_outermost_loop++)\012 {\012  uint _419 = (uint)(ADD_UINT64_T_SUFFIX(22528));\012  uint _420 = _aFeeder_cycle_temp;\012  uint _421 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012  uint _422 = _420 & _421;\012  bool _423 = _419 <= _422;\012  uint _424 = (uint)(ADD_UINT64_T_SUFFIX(15));\012  uint _425 = _420 >> _424;\012  int _426 = (int)(_425);\012  int _427 = _A_extent_0 >> 8;\012  int _428 = _A_extent_1 / 320;\012  int _429 = _B_extent_0 >> 7;\012  int _430 = _428 * _429;\012  int _431 = _427 * _430;\012  bool _432 = _426 < _431;\012  bool _433 = _423 && _432;\012  if (_433)\012  {\012   complex8 __434 = read_channel_intel(_aLoader_channel);\012   _aFeeder_in_v_temp = __434;\012  } // if _433\012  #pragma unroll\012  for (int _aFeeder_s0_buf = 0; _aFeeder_s0_buf < 0 + 10; _aFeeder_s0_buf++)\012  {\012   bool _435 = _aFeeder_s0_buf == 0;\012   if (_435)\012   {\012    complex8 _436 = _aFeeder_in_v_temp;\012    _aFeeder_value_shreg = _436;\012    (void)_436;\012    uint _437 = _aFeeder_cycle_temp;\012    _aFeeder_time_stamp_shreg = _437;\012    (void)_437;\012   } // if _435\012   else\012   {\012    complex8 _439 = _aFeeder_value_shreg;\012    _aFeeder_value_shreg = _439;\012    (void)_439;\012    uint _441 = _aFeeder_time_stamp_shreg;\012    _aFeeder_time_stamp_shreg = _441;\012    (void)_441;\012   } // if _435 else\012   complex8 _443 = _aFeeder_value_shreg;\012   complex8 _444 = __fpga_reg(__fpga_reg(_443));\012   _aFeeder_value_shreg = _444;\012   (void)_444;\012   uint _446 = _aFeeder_time_stamp_shreg;\012   uint _447 = __fpga_reg(__fpga_reg(_446));\012   _aFeeder_time_stamp_shreg = _447;\012   (void)_447;\012   uint _448 = (uint)(ADD_UINT64_T_SUFFIX(22528));\012   uint _450 = _aFeeder_time_stamp_shreg;\012   uint _451 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012   uint _452 = _450 & _451;\012   bool _453 = _448 <= _452;\012   if (_453)\012   {\012    uint _455 = _aFeeder_time_stamp_shreg;\012    uint _456 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012    uint _457 = _455 & _456;\012    uint _458 = (uint)(ADD_UINT64_T_SUFFIX(22528));\012    uint _459 = _457 - _458;\012    uint _460 = (uint)(ADD_UINT64_T_SUFFIX(10));\012    uint _461 = _459 % _460;\012    int _462 = (int)(_461);\012    bool _463 = _aFeeder_s0_buf == _462;\012    if (_463)\012    {\012     complex8 _465 = _aFeeder_value_shreg;\012     uint _467 = _aFeeder_time_stamp_shreg;\012     uint _468 = (uint)(ADD_UINT64_T_SUFFIX(15));\012     uint _469 = _467 >> _468;\012     uint _470 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _471 = _469 & _470;\012     bool _472 = (bool)(_471);\012     uint _474 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012     uint _475 = _467 & _474;\012     uint _476 = (uint)(ADD_UINT64_T_SUFFIX(22528));\012     uint _477 = _475 - _476;\012     int _478 = (int)(_477);\012     int _479 = _478 / 320;\012     int _481 = _478 / 10;\012     int _482 = _481 & 31;\012     _aFeeder_DB_0_ibuffer[_472][_479][_482][_aFeeder_s0_buf] = _465;\012    } // if _463\012   } // if _453\012   uint _484 = _aFeeder_time_stamp_shreg;\012   uint _485 = (uint)(ADD_UINT64_T_SUFFIX(15));\012   uint _486 = _484 >> _485;\012   int _487 = (int)(_486);\012   int _488 = _A_extent_0 >> 8;\012   int _489 = _A_extent_1 / 320;\012   int _490 = _B_extent_0 >> 7;\012   int _491 = _489 * _490;\012   int _492 = _488 * _491;\012   bool _493 = _487 <= _492;\012   uint _494 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _496 = _494 < _486;\012   bool _497 = _493 && _496;\012   if (_497)\012   {\012    uint _499 = _aFeeder_time_stamp_shreg;\012    uint _500 = (uint)(ADD_UINT64_T_SUFFIX(15));\012    uint _501 = _499 >> _500;\012    uint _502 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _503 = _501 & _502;\012    bool _504 = (bool)(_503);\012    bool _505 = !(_504);\012    uint _507 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012    uint _508 = _499 & _507;\012    int _509 = (int)(_508);\012    int _510 = _509 >> 10;\012    int _512 = _509 >> 5;\012    int _513 = _512 & 31;\012    complex8 _514 = _aFeeder_DB_0_ibuffer[_505][_510][_513][_aFeeder_s0_buf];\012    _aFeeder_channel_array.s[_aFeeder_s0_buf] = _514;\012    (void)_aFeeder_s0_buf;\012   } // if _497\012  } // for _aFeeder_s0_buf\012  uint _516 = _aFeeder_time_stamp_shreg;\012  uint _517 = (uint)(ADD_UINT64_T_SUFFIX(15));\012  uint _518 = _516 >> _517;\012  int _519 = (int)(_518);\012  int _520 = _A_extent_0 >> 8;\012  int _521 = _A_extent_1 / 320;\012  int _522 = _B_extent_0 >> 7;\012  int _523 = _521 * _522;\012  int _524 = _520 * _523;\012  bool _525 = _519 <= _524;\012  uint _526 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _528 = _526 < _518;\012  bool _529 = _525 && _528;\012  if (_529)\012  {\012   write_channel_intel(_aFeeder_channel, _aFeeder_channel_array);\012   (void)_aFeeder_channel_array;\012  } // if _529\012  uint _530 = _aFeeder_cycle_temp;\012  uint _531 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _532 = _530 + _531;\012  _aFeeder_cycle_temp = _532;\012 } // for _aFeeder_s0_outermost_loop\012} // kernel kernel_aFeeder\012// Address spaces for kernel_bLoader\012#define __address_space__B_serializer_mem_channel __global\012__kernel void kernel_bLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__B_serializer_mem_channel const complex *restrict _B_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _533 = _A_extent_1 / 320;\012 for (int _bLoader_s0_i = 0; _bLoader_s0_i < 0 + _533; _bLoader_s0_i++)\012 {\012  int _534 = _B_extent_0 >> 7;\012  for (int _bLoader_s0_j = 0; _bLoader_s0_j < 0 + _534; _bLoader_s0_j++)\012  {\012   int _535 = _A_extent_0 >> 8;\012   for (int _bLoader_s0_k = 0; _bLoader_s0_k < 0 + _535; _bLoader_s0_k++)\012   {\012    for (int _bLoader_s0_kk_jj_jjj = 0; _bLoader_s0_kk_jj_jjj < 0 + 4096; _bLoader_s0_kk_jj_jjj++)\012    {\012     int _536 = _addr_temp;\012     int _537 = _B_extent_0 >> 7;\012     int _538 = _A_extent_0 >> 8;\012     int _539 = _537 * _538;\012     int _540 = _539 * 4096;\012     int _541 = _536 % _540;\012     int _542 = _541 * 8;\012     complex8 _543 = {vload16(0, (__address_space__B_serializer_mem_channel float*)(_B_serializer_mem_channel + _542))};\012     write_channel_intel(_bLoader_channel, _543);\012     (void)_543;\012     int _544 = _536 + 1;\012     _addr_temp = _544;\012    } // for _bLoader_s0_kk_jj_jjj\012   } // for _bLoader_s0_k\012  } // for _bLoader_s0_j\012 } // for _bLoader_s0_i\012} // kernel kernel_bLoader\012#undef __address_space__B_serializer_mem_channel\012// Address spaces for kernel_bFeeder\012__kernel void kernel_bFeeder(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 _bFeeder_channel_array_t _bFeeder_channel_array;\012 complex8 _bFeeder_value_shreg;\012 uint _bFeeder_time_stamp_shreg;\012 complex8 _bFeeder_in_v_temp;\012 uint _bFeeder_cycle_temp;\012 complex8 __attribute__((memory, numbanks(4), singlepump, numwriteports(1), numreadports(1))) _bFeeder_DB_0_ibuffer[2][32][32][4];\012 #pragma unroll\012 for (int _bFeeder_s0_iii_init = 0; _bFeeder_s0_iii_init < 0 + 10; _bFeeder_s0_iii_init++)\012 {\012  bool _545 = _bFeeder_s0_iii_init == 0;\012  if (_545)\012  {\012   uint _546 = (uint)(ADD_UINT64_T_SUFFIX(28672));\012   _bFeeder_cycle_temp = _546;\012  } // if _545\012 } // for _bFeeder_s0_iii_init\012 int _547 = _A_extent_0 >> 8;\012 int _548 = _A_extent_1 / 320;\012 int _549 = _B_extent_0 >> 7;\012 int _550 = _548 * _549;\012 int _551 = _547 * _550;\012 int _552 = _551 * 32768;\012 int _553 = _552 + 32768;\012 for (int _bFeeder_s0_outermost_loop = 0; _bFeeder_s0_outermost_loop < 0 + _553; _bFeeder_s0_outermost_loop++)\012 {\012  uint _554 = (uint)(ADD_UINT64_T_SUFFIX(28672));\012  uint _555 = _bFeeder_cycle_temp;\012  uint _556 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012  uint _557 = _555 & _556;\012  bool _558 = _554 <= _557;\012  uint _559 = (uint)(ADD_UINT64_T_SUFFIX(15));\012  uint _560 = _555 >> _559;\012  int _561 = (int)(_560);\012  int _562 = _A_extent_0 >> 8;\012  int _563 = _A_extent_1 / 320;\012  int _564 = _B_extent_0 >> 7;\012  int _565 = _563 * _564;\012  int _566 = _562 * _565;\012  bool _567 = _561 < _566;\012  bool _568 = _558 && _567;\012  if (_568)\012  {\012   complex8 __569 = read_channel_intel(_bLoader_channel);\012   _bFeeder_in_v_temp = __569;\012  } // if _568\012  #pragma unroll\012  for (int _bFeeder_s0_buf = 0; _bFeeder_s0_buf < 0 + 4; _bFeeder_s0_buf++)\012  {\012   bool _570 = _bFeeder_s0_buf == 0;\012   if (_570)\012   {\012    complex8 _571 = _bFeeder_in_v_temp;\012    _bFeeder_value_shreg = _571;\012    (void)_571;\012    uint _572 = _bFeeder_cycle_temp;\012    _bFeeder_time_stamp_shreg = _572;\012    (void)_572;\012   } // if _570\012   else\012   {\012    complex8 _574 = _bFeeder_value_shreg;\012    _bFeeder_value_shreg = _574;\012    (void)_574;\012    uint _576 = _bFeeder_time_stamp_shreg;\012    _bFeeder_time_stamp_shreg = _576;\012    (void)_576;\012   } // if _570 else\012   complex8 _578 = _bFeeder_value_shreg;\012   complex8 _579 = __fpga_reg(__fpga_reg(_578));\012   _bFeeder_value_shreg = _579;\012   (void)_579;\012   uint _581 = _bFeeder_time_stamp_shreg;\012   uint _582 = __fpga_reg(__fpga_reg(_581));\012   _bFeeder_time_stamp_shreg = _582;\012   (void)_582;\012   uint _583 = (uint)(ADD_UINT64_T_SUFFIX(28672));\012   uint _585 = _bFeeder_time_stamp_shreg;\012   uint _586 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012   uint _587 = _585 & _586;\012   bool _588 = _583 <= _587;\012   if (_588)\012   {\012    uint _590 = _bFeeder_time_stamp_shreg;\012    uint _591 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012    uint _592 = _590 & _591;\012    uint _593 = (uint)(ADD_UINT64_T_SUFFIX(28672));\012    uint _594 = _592 - _593;\012    uint _595 = (uint)(ADD_UINT64_T_SUFFIX(3));\012    uint _596 = _594 & _595;\012    int _597 = (int)(_596);\012    bool _598 = _bFeeder_s0_buf == _597;\012    if (_598)\012    {\012     complex8 _600 = _bFeeder_value_shreg;\012     uint _602 = _bFeeder_time_stamp_shreg;\012     uint _603 = (uint)(ADD_UINT64_T_SUFFIX(15));\012     uint _604 = _602 >> _603;\012     uint _605 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _606 = _604 & _605;\012     bool _607 = (bool)(_606);\012     uint _609 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012     uint _610 = _602 & _609;\012     uint _611 = (uint)(ADD_UINT64_T_SUFFIX(28672));\012     uint _612 = _610 - _611;\012     int _613 = (int)(_612);\012     int _614 = _613 >> 7;\012     int _616 = _613 >> 2;\012     int _617 = _616 & 31;\012     _bFeeder_DB_0_ibuffer[_607][_614][_617][_bFeeder_s0_buf] = _600;\012    } // if _598\012   } // if _588\012   uint _619 = _bFeeder_time_stamp_shreg;\012   uint _620 = (uint)(ADD_UINT64_T_SUFFIX(15));\012   uint _621 = _619 >> _620;\012   int _622 = (int)(_621);\012   int _623 = _A_extent_0 >> 8;\012   int _624 = _A_extent_1 / 320;\012   int _625 = _B_extent_0 >> 7;\012   int _626 = _624 * _625;\012   int _627 = _623 * _626;\012   bool _628 = _622 <= _627;\012   uint _629 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _631 = _629 < _621;\012   bool _632 = _628 && _631;\012   if (_632)\012   {\012    uint _634 = _bFeeder_time_stamp_shreg;\012    uint _635 = (uint)(ADD_UINT64_T_SUFFIX(15));\012    uint _636 = _634 >> _635;\012    uint _637 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _638 = _636 & _637;\012    bool _639 = (bool)(_638);\012    bool _640 = !(_639);\012    uint _642 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012    uint _643 = _634 & _642;\012    int _644 = (int)(_643);\012    int _645 = _644 >> 10;\012    int _647 = _644 & 31;\012    complex8 _648 = _bFeeder_DB_0_ibuffer[_640][_645][_647][_bFeeder_s0_buf];\012    _bFeeder_channel_array.s[_bFeeder_s0_buf] = _648;\012    (void)_bFeeder_s0_buf;\012   } // if _632\012  } // for _bFeeder_s0_buf\012  uint _650 = _bFeeder_time_stamp_shreg;\012  uint _651 = (uint)(ADD_UINT64_T_SUFFIX(15));\012  uint _652 = _650 >> _651;\012  int _653 = (int)(_652);\012  int _654 = _A_extent_0 >> 8;\012  int _655 = _A_extent_1 / 320;\012  int _656 = _B_extent_0 >> 7;\012  int _657 = _655 * _656;\012  int _658 = _654 * _657;\012  bool _659 = _653 <= _658;\012  uint _660 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _662 = _660 < _652;\012  bool _663 = _659 && _662;\012  if (_663)\012  {\012   write_channel_intel(_bFeeder_channel, _bFeeder_channel_array);\012   (void)_bFeeder_channel_array;\012  } // if _663\012  uint _664 = _bFeeder_cycle_temp;\012  uint _665 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _666 = _664 + _665;\012  _bFeeder_cycle_temp = _666;\012 } // for _bFeeder_s0_outermost_loop\012} // kernel kernel_bFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 _bFeeder_channel_array_t _bFeeder_channel_array;\012 _aFeeder_channel_array_t _aFeeder_channel_array;\012 // produce Z\012 complex _Z_shreg[1024][4][10];\012 complex _Z_pipe_shreg[4][9217];\012 // produce Y\012 complex8 _Y_shreg[4];\012 complex _Z_temp[4][10];\012 // produce X\012 complex8 _X_shreg[10];\012 complex _Z_shreg_temp;\012 int _Z_pipe_iter_temp;\012 int _Z_pipe_base_temp;\012 _Z_pipe_iter_temp = 10240;\012 _Z_pipe_base_temp = 0;\012 int _667 = _A_extent_0 >> 8;\012 int _668 = _A_extent_1 / 320;\012 int _669 = _B_extent_0 >> 7;\012 int _670 = _668 * _669;\012 int _671 = _667 * _670;\012 int _672 = _671 + 1;\012 for (int _X_s0_i_j_k = 0; _X_s0_i_j_k < 0 + _672; _X_s0_i_j_k++)\012 {\012  for (int _X_s0_kk_ii_jj = 0; _X_s0_kk_ii_jj < 0 + 32768; _X_s0_kk_ii_jj++)\012  {\012   #pragma unroll\012   for (int _dummy__1_s0_iii = 0; _dummy__1_s0_iii < 0 + 10; _dummy__1_s0_iii++)\012   {\012    #pragma unroll\012    for (int _dummy_s0_jjj = 0; _dummy_s0_jjj < 0 + 4; _dummy_s0_jjj++)\012    {\012     complex _674 = _Z_shreg[1023][_dummy_s0_jjj][_dummy__1_s0_iii];\012     _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii] = _674;\012     #pragma unroll\012     for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 1023; _dummy__2_s0_l1++)\012     {\012      int _675 = 1023 - _dummy__2_s0_l1;\012      int _676 = 1022 - _dummy__2_s0_l1;\012      complex _678 = _Z_shreg[_676][_dummy_s0_jjj][_dummy__1_s0_iii];\012      _Z_shreg[_675][_dummy_s0_jjj][_dummy__1_s0_iii] = _678;\012      (void)_678;\012     } // for _dummy__2_s0_l1\012     complex _679 = _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii];\012     _Z_shreg[0][_dummy_s0_jjj][_dummy__1_s0_iii] = _679;\012     (void)_679;\012    } // for _dummy_s0_jjj\012   } // for _dummy__1_s0_iii\012   int _680 = _A_extent_0 >> 8;\012   int _681 = _A_extent_1 / 320;\012   int _682 = _B_extent_0 >> 7;\012   int _683 = _681 * _682;\012   int _684 = _680 * _683;\012   bool _685 = _X_s0_i_j_k < _684;\012   if (_685)\012   {\012    _bFeeder_channel_array_t __686 = read_channel_intel(_bFeeder_channel);\012    _bFeeder_channel_array = __686;\012    (void)__686;\012    _aFeeder_channel_array_t __687 = read_channel_intel(_aFeeder_channel);\012    _aFeeder_channel_array = __687;\012    (void)__687;\012   } // if _685\012   #pragma unroll\012   for (int _X_s0_iii = 0; _X_s0_iii < 0 + 10; _X_s0_iii++)\012   {\012    #pragma unroll\012    for (int _X_s0_jjj = 0; _X_s0_jjj < 0 + 4; _X_s0_jjj++)\012    {\012     complex8 _688;\012     bool _689 = _X_s0_jjj == 0;\012     if (_689)\012     {\012      complex8 __690 = _aFeeder_channel_array.s[_X_s0_iii];\012      _688 = __690;\012     } // if _689\012     else\012     {\012      complex8 _692 = _X_shreg[_X_s0_iii];\012      _688 = _692;\012     } // if _689 else\012     complex8 _693 = _688;\012     _X_shreg[_X_s0_iii] = _693;\012     (void)_693;\012     complex8 _695 = _X_shreg[_X_s0_iii];\012     complex8 _696 = __fpga_reg(__fpga_reg(_695));\012     _X_shreg[_X_s0_iii] = _696;\012     (void)_696;\012     complex8 _697;\012     bool _698 = _X_s0_iii == 0;\012     if (_698)\012     {\012      complex8 __699 = _bFeeder_channel_array.s[_X_s0_jjj];\012      _697 = __699;\012     } // if _698\012     else\012     {\012      complex8 _701 = _Y_shreg[_X_s0_jjj];\012      _697 = _701;\012     } // if _698 else\012     complex8 _702 = _697;\012     _Y_shreg[_X_s0_jjj] = _702;\012     (void)_702;\012     complex8 _704 = _Y_shreg[_X_s0_jjj];\012     complex8 _705 = __fpga_reg(__fpga_reg(_704));\012     _Y_shreg[_X_s0_jjj] = _705;\012     (void)_705;\012     complex _706;\012     int _707 = _A_extent_0 >> 8;\012     int _708 = _X_s0_i_j_k % _707;\012     bool _709 = _708 == 0;\012     int _710 = _X_s0_kk_ii_jj >> 10;\012     bool _711 = _710 == 0;\012     bool _712 = _709 && _711;\012     if (_712)\012     {\012      complex _713 = (complex)(0.000000f, 0.000000f);\012      _706 = _713;\012     } // if _712\012     else\012     {\012      complex _715 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012      complex _716 = __fpga_reg(_715);\012      _706 = _716;\012     } // if _712 else\012     complex _717 = _706;\012     _Z_shreg_temp = _717;\012     #pragma unroll\012     for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012     {\012      complex _718 = _Z_shreg_temp;\012      complex _720 = _X_shreg[_X_s0_iii].s[_X_s0_kkk];\012      complex _722 = _Y_shreg[_X_s0_jjj].s[_X_s0_kkk];\012      complex _723 = (float2)(_720.s0 * _722.s0 - _720.s1 * _722.s1, _720.s0 * _722.s1 + _720.s1 * _722.s0);\012      complex _724 = _718 + _723;\012      _Z_shreg_temp = _724;\012      int _725 = _X_s0_kkk & 3;\012      bool _726 = _725 == 3;\012      if (_726)\012      {\012       complex _727 = _Z_shreg_temp;\012       complex _728 = __fpga_reg(_727);\012       _Z_shreg_temp = _728;\012      } // if _726\012     } // for _X_s0_kkk\012     complex _729 = _Z_shreg_temp;\012     _Z_shreg[0][_X_s0_jjj][_X_s0_iii] = _729;\012     (void)_729;\012     #pragma unroll\012     for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012     {\012      bool _730 = _X_s0_kkk == 7;\012      int _731 = _X_s0_kk_ii_jj >> 10;\012      bool _732 = _731 == 31;\012      bool _733 = _730 && _732;\012      int _734 = _A_extent_0 >> 8;\012      int _735 = _X_s0_i_j_k % _734;\012      int _736 = _734 + -1;\012      bool _737 = _735 == _736;\012      bool _738 = _733 && _737;\012      if (_738)\012      {\012       int _739 = _X_s0_iii * 1024;\012       complex _741 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012       _Z_pipe_shreg[_X_s0_jjj][_739] = _741;\012       (void)_741;\012      } // if _738\012     } // for _X_s0_kkk\012    } // for _X_s0_jjj\012   } // for _X_s0_iii\012   int _742 = _X_s0_kk_ii_jj & 31;\012   bool _743 = _742 == 0;\012   int _744 = _X_s0_kk_ii_jj & 1023;\012   int _745 = _744 >> 5;\012   bool _746 = _745 == 0;\012   bool _747 = _743 && _746;\012   int _748 = _A_extent_0 >> 8;\012   int _749 = _X_s0_i_j_k % _748;\012   int _750 = _748 + -1;\012   bool _751 = _749 == _750;\012   bool _752 = _747 && _751;\012   int _753 = _X_s0_kk_ii_jj >> 10;\012   bool _754 = _753 == 31;\012   bool _755 = _752 && _754;\012   if (_755)\012   {\012    int _756 = _Z_pipe_iter_temp;\012    _Z_pipe_base_temp = _756;\012   } // if _755\012   complex4 _Out_channel_temp;\012   #pragma unroll\012   for (int _Z_pipe_b__14 = 0; _Z_pipe_b__14 < 0 + 4; _Z_pipe_b__14++)\012   {\012    complex _758 = _Z_pipe_shreg[_Z_pipe_b__14][0];\012    _Out_channel_temp.s[_Z_pipe_b__14] = _758;\012    #pragma unroll\012    for (int _Z_pipe_b__14_dummy = 0; _Z_pipe_b__14_dummy < 0 + 4; _Z_pipe_b__14_dummy++)\012    {\012     complex _759 = _Out_channel_temp.s[_Z_pipe_b__14_dummy];\012     complex _760 = __fpga_reg(__fpga_reg(_759));\012     _Out_channel_temp.s[_Z_pipe_b__14_dummy] = _760;\012    } // for _Z_pipe_b__14_dummy\012   } // for _Z_pipe_b__14\012   int _761 = _Z_pipe_iter_temp;\012   int _762 = _Z_pipe_base_temp;\012   int _763 = _762 + 10240;\012   bool _764 = _761 < _763;\012   if (_764)\012   {\012    complex4 _765 = _Out_channel_temp;\012    write_channel_intel(_Out_channel, _765);\012    (void)_765;\012   } // if _764\012   #pragma unroll\012   for (int _Z_pipe_b__15 = 0; _Z_pipe_b__15 < 0 + 4; _Z_pipe_b__15++)\012   {\012    #pragma unroll\012    for (int _Z_pipe_p__7 = 0; _Z_pipe_p__7 < 0 + 9; _Z_pipe_p__7++)\012    {\012     #pragma unroll\012     for (int _Z_pipe_l__7 = 0; _Z_pipe_l__7 < 0 + 1023; _Z_pipe_l__7++)\012     {\012      int _766 = _Z_pipe_p__7 * 1024;\012      int _767 = _766 + _Z_pipe_l__7;\012      int _768 = _767 + 1;\012      complex _770 = _Z_pipe_shreg[_Z_pipe_b__15][_768];\012      _Z_pipe_shreg[_Z_pipe_b__15][_767] = _770;\012      (void)_770;\012     } // for _Z_pipe_l__7\012     int _771 = _Z_pipe_p__7 * 1024;\012     int _772 = _771 + 1023;\012     int _773 = _771 + 1024;\012     complex _775 = _Z_pipe_shreg[_Z_pipe_b__15][_773];\012     complex _776 = __fpga_reg(__fpga_reg(_775));\012     _Z_pipe_shreg[_Z_pipe_b__15][_772] = _776;\012     (void)_776;\012    } // for _Z_pipe_p__7\012   } // for _Z_pipe_b__15\012   int _777 = _Z_pipe_iter_temp;\012   int _778 = _777 + 1;\012   _Z_pipe_iter_temp = _778;\012  } // for _X_s0_kk_ii_jj\012 } // for _X_s0_i_j_k\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__unloader_mem_channel complex *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _779 = _A_extent_1 / 320;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _779; _unloader_s0_i++)\012 {\012  int _780 = _B_extent_0 >> 7;\012  for (int _unloader_s0_j = 0; _unloader_s0_j < 0 + _780; _unloader_s0_j++)\012  {\012   for (int _unloader_s0_iii_ii_jj = 0; _unloader_s0_iii_ii_jj < 0 + 10240; _unloader_s0_iii_ii_jj++)\012   {\012    complex4 __781 = read_channel_intel(_Out_channel);\012    int _782 = _addr_temp;\012    int _783 = _782 * 4;\012    vstore8(__781.t, 0, (__address_space__unloader_mem_channel float*)(_unloader_mem_channel + _783));\012    int _784 = _addr_temp;\012    int _785 = _784 + 1;\012    _addr_temp = _785;\012   } // for _unloader_s0_iii_ii_jj\012  } // for _unloader_s0_j\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
