;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	SUB @157, 106
	SPL 800, 100
	ADD 101, 0
	CMP 10, 0
	SPL 700, #7
	SUB 800, 100
	CMP 10, 0
	CMP 10, 0
	SLT 570, 69
	SUB @157, 106
	MOV 717, <-20
	SUB @157, 106
	MOV 717, <-20
	SLT -0, 3
	JMN 0, #0
	SUB -100, 1
	SUB 0, 0
	SUB @157, 106
	SUB @157, 106
	SUB @157, 106
	MOV -7, <-20
	SUB @121, 106
	SUB @157, 106
	CMP 0, @0
	DJN -1, @-20
	CMP 0, @0
	DJN -1, @-20
	CMP 0, @0
	DJN -1, @-20
	SLT @91, <1
	SPL 80, <832
	SUB #8, -83
	CMP 0, @0
	SUB 10, 0
	SLT <-30, 9
	ADD 210, 60
	DJN -1, @-20
	CMP -207, <-126
	DJN -1, @-20
	SUB 10, 0
	MOV 717, <-20
	DJN -1, @-20
	CMP -207, <-126
	DJN -1, @-20
	SPL 80, <832
	CMP 0, @0
	SPL 80, <832
