Fitter report for hyperram_system
Thu Jan 11 12:16:52 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom|altsyncram:the_altsyncram|altsyncram_klu1:auto_generated|ALTSYNCRAM
 30. Fitter DSP Block Usage Summary
 31. DSP Block Details
 32. Routing Usage Summary
 33. LAB Logic Elements
 34. LAB-wide Signals
 35. LAB Signals Sourced
 36. LAB Signals Sourced Out
 37. LAB Distinct Inputs
 38. I/O Rules Summary
 39. I/O Rules Details
 40. I/O Rules Matrix
 41. Fitter Device Options
 42. Operating Settings and Conditions
 43. Estimated Delay Added for Hold Timing Summary
 44. Estimated Delay Added for Hold Timing Details
 45. Fitter Messages
 46. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Thu Jan 11 12:16:52 2024          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; hyperram_system                                ;
; Top-level Entity Name              ; top_level                                      ;
; Family                             ; Cyclone 10 LP                                  ;
; Device                             ; 10CL025YE144C8G                                ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 3,738 / 24,624 ( 15 % )                        ;
;     Total combinational functions  ; 3,235 / 24,624 ( 13 % )                        ;
;     Dedicated logic registers      ; 2,341 / 24,624 ( 10 % )                        ;
; Total registers                    ; 2341                                           ;
; Total pins                         ; 62 / 77 ( 81 % )                               ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 95,226 / 608,256 ( 16 % )                      ;
; Embedded Multiplier 9-bit elements ; 6 / 132 ( 5 % )                                ;
; Total PLLs                         ; 3 / 4 ( 75 % )                                 ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10CL025YE144C8G                       ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_27d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_27d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                         ;
+---------------+----------------+--------------+------------+---------------+----------------+
; Name          ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+---------------+----------------+--------------+------------+---------------+----------------+
; Global Signal ; top_level      ;              ; slowClk    ; GLOBAL_CLOCK  ; QSF Assignment ;
+---------------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6086 ) ; 0.00 % ( 0 / 6086 )        ; 0.00 % ( 0 / 6086 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6086 ) ; 0.00 % ( 0 / 6086 )        ; 0.00 % ( 0 / 6086 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5649 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 198 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 229 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/andrea/Documents/Tesi_287628/287628/hyperram_system/output_files/hyperram_system.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 3,738 / 24,624 ( 15 % )    ;
;     -- Combinational with no register       ; 1397                       ;
;     -- Register only                        ; 503                        ;
;     -- Combinational with a register        ; 1838                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1696                       ;
;     -- 3 input functions                    ; 937                        ;
;     -- <=2 input functions                  ; 602                        ;
;     -- Register only                        ; 503                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3068                       ;
;     -- arithmetic mode                      ; 167                        ;
;                                             ;                            ;
; Total registers*                            ; 2,341 / 24,934 ( 9 % )     ;
;     -- Dedicated logic registers            ; 2,341 / 24,624 ( 10 % )    ;
;     -- I/O registers                        ; 0 / 310 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 293 / 1,539 ( 19 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 62 / 77 ( 81 % )           ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 19 / 66 ( 29 % )           ;
; Total block memory bits                     ; 95,226 / 608,256 ( 16 % )  ;
; Total block memory implementation bits      ; 175,104 / 608,256 ( 29 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 132 ( 5 % )            ;
; PLLs                                        ; 3 / 4 ( 75 % )             ;
; Global signals                              ; 11                         ;
;     -- Global clocks                        ; 11 / 20 ( 55 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 6.3% / 6.3% / 6.3%         ;
; Peak interconnect usage (total/H/V)         ; 27.3% / 27.0% / 28.5%      ;
; Maximum fan-out                             ; 1952                       ;
; Highest non-global fan-out                  ; 778                        ;
; Total fan-out                               ; 20210                      ;
; Average fan-out                             ; 3.28                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                          ;
+---------------------------------------------+-----------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; pzdyqx:nabboc         ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                       ;                                ;
; Total logic elements                        ; 3449 / 24624 ( 14 % ) ; 129 / 24624 ( < 1 % ) ; 160 / 24624 ( < 1 % ) ; 0 / 24624 ( 0 % )              ;
;     -- Combinational with no register       ; 1268                  ; 54                    ; 75                    ; 0                              ;
;     -- Register only                        ; 479                   ; 8                     ; 16                    ; 0                              ;
;     -- Combinational with a register        ; 1702                  ; 67                    ; 69                    ; 0                              ;
;                                             ;                       ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 1579                  ; 54                    ; 63                    ; 0                              ;
;     -- 3 input functions                    ; 879                   ; 18                    ; 40                    ; 0                              ;
;     -- <=2 input functions                  ; 512                   ; 49                    ; 41                    ; 0                              ;
;     -- Register only                        ; 479                   ; 8                     ; 16                    ; 0                              ;
;                                             ;                       ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                       ;                                ;
;     -- normal mode                          ; 2815                  ; 117                   ; 136                   ; 0                              ;
;     -- arithmetic mode                      ; 155                   ; 4                     ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                       ;                                ;
; Total registers                             ; 2181                  ; 75                    ; 85                    ; 0                              ;
;     -- Dedicated logic registers            ; 2181 / 24624 ( 9 % )  ; 75 / 24624 ( < 1 % )  ; 85 / 24624 ( < 1 % )  ; 0 / 24624 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 265 / 1539 ( 17 % )   ; 13 / 1539 ( < 1 % )   ; 15 / 1539 ( < 1 % )   ; 0 / 1539 ( 0 % )               ;
;                                             ;                       ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 62                    ; 0                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 132 ( 5 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 95226                 ; 0                     ; 0                     ; 0                              ;
; Total RAM block bits                        ; 175104                ; 0                     ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 3 / 4 ( 75 % )                 ;
; M9K                                         ; 19 / 66 ( 28 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 6 / 24 ( 25 % )       ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )        ; 3 / 24 ( 12 % )                ;
;                                             ;                       ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                       ;                                ;
;     -- Input Connections                    ; 2274                  ; 73                    ; 124                   ; 5                              ;
;     -- Registered Input Connections         ; 2095                  ; 30                    ; 94                    ; 0                              ;
;     -- Output Connections                   ; 257                   ; 4                     ; 137                   ; 2078                           ;
;     -- Registered Output Connections        ; 6                     ; 3                     ; 137                   ; 0                              ;
;                                             ;                       ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                       ;                                ;
;     -- Total Connections                    ; 19231                 ; 584                   ; 883                   ; 2093                           ;
;     -- Registered Connections               ; 9722                  ; 305                   ; 607                   ; 0                              ;
;                                             ;                       ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                       ;                                ;
;     -- Top                                  ; 202                   ; 31                    ; 215                   ; 2083                           ;
;     -- pzdyqx:nabboc                        ; 31                    ; 0                     ; 46                    ; 0                              ;
;     -- sld_hub:auto_hub                     ; 215                   ; 46                    ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 2083                  ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                       ;                                ;
;     -- Input Ports                          ; 35                    ; 11                    ; 62                    ; 5                              ;
;     -- Output Ports                         ; 13                    ; 4                     ; 79                    ; 3                              ;
;     -- Bidir Ports                          ; 46                    ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                     ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 3                     ; 41                    ; 0                              ;
;                                             ;                       ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                     ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                     ; 46                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 51                    ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                     ; 56                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; mainClk   ; 22    ; 1        ; 0            ; 16           ; 0            ; 19                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; mcuI2cScl ; 6     ; 1        ; 0            ; 27           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; mcuSpiCk  ; 25    ; 2        ; 0            ; 16           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; mcuSpiCs  ; 11    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; mcuUartTx ; 10    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; reset     ; 24    ; 2        ; 0            ; 16           ; 14           ; 1                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; slowClk   ; 23    ; 1        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; hBusCk    ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hBusCs    ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hBusRst   ; 39    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hBusnCk   ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[0]   ; 72    ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[1]   ; 71    ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[2]   ; 69    ; 4        ; 47           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[3]   ; 68    ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mcuUartRx ; 8     ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                           ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hBusD[0]    ; 58    ; 4        ; 34           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr21~1 (inverted) ;
; hBusD[1]    ; 59    ; 4        ; 34           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr21~1 (inverted) ;
; hBusD[2]    ; 49    ; 3        ; 18           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr21~1 (inverted) ;
; hBusD[3]    ; 50    ; 3        ; 20           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr21~1 (inverted) ;
; hBusD[4]    ; 46    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr21~1 (inverted) ;
; hBusD[5]    ; 60    ; 4        ; 36           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr21~1 (inverted) ;
; hBusD[6]    ; 65    ; 4        ; 38           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr21~1 (inverted) ;
; hBusD[7]    ; 66    ; 4        ; 43           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr21~1 (inverted) ;
; hBusRwds    ; 51    ; 3        ; 20           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr25 (inverted)   ;
; lsasBus[0]  ; 76    ; 5        ; 53           ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[10] ; 101   ; 6        ; 53           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[11] ; 103   ; 6        ; 53           ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[12] ; 105   ; 6        ; 53           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[13] ; 106   ; 6        ; 53           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[14] ; 111   ; 7        ; 49           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[15] ; 112   ; 7        ; 47           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[16] ; 113   ; 7        ; 45           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[17] ; 114   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[18] ; 115   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[19] ; 119   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[1]  ; 77    ; 5        ; 53           ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[20] ; 120   ; 7        ; 38           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[21] ; 121   ; 7        ; 34           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[22] ; 125   ; 7        ; 29           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[23] ; 132   ; 8        ; 20           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[24] ; 133   ; 8        ; 20           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[25] ; 135   ; 8        ; 18           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[26] ; 136   ; 8        ; 18           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[27] ; 137   ; 8        ; 16           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[28] ; 141   ; 8        ; 7            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[29] ; 142   ; 8        ; 3            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[2]  ; 80    ; 5        ; 53           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[30] ; 143   ; 8        ; 1            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[31] ; 144   ; 8        ; 1            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[3]  ; 83    ; 5        ; 53           ; 11           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[4]  ; 85    ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[5]  ; 86    ; 5        ; 53           ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[6]  ; 87    ; 5        ; 53           ; 14           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[7]  ; 98    ; 6        ; 53           ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[8]  ; 99    ; 6        ; 53           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; lsasBus[9]  ; 100   ; 6        ; 53           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; mcuI2cSda   ; 7     ; 1        ; 0            ; 26           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; mcuSpiIo[0] ; 33    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; mcuSpiIo[1] ; 32    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; mcuSpiIo[2] ; 31    ; 2        ; 0            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
; mcuSpiIo[3] ; 28    ; 2        ; 0            ; 14           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                             ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                     ;
+----------+-----------------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------------+--------------------------+---------------------+---------------------------+
; 6        ; DIFFIO_L3n, DATA1, ASDO     ; Use as regular IO        ; mcuI2cScl           ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L4p, FLASH_nCE, nCSO ; Use as regular IO        ; mcuUartRx           ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                   ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~      ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                   ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                   ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R9n, DEV_OE          ; Use as regular IO        ; lsasBus[5]          ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; lsasBus[6]          ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                   ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                   ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                   ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R5n, INIT_DONE       ; Use as regular IO        ; lsasBus[7]          ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R5p, CRC_ERROR       ; Use as regular IO        ; lsasBus[8]          ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; lsasBus[10]         ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R4p, CLKUSR          ; Use as regular IO        ; lsasBus[11]         ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; lsasBus[23]         ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; lsasBus[24]         ; Dual Purpose Pin          ;
; 135      ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; lsasBus[25]         ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; lsasBus[27]         ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+---------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 9 / 9 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 6 / 6 ( 100 % ) ; 3.3V          ; --           ;
; 3        ; 8 / 10 ( 80 % ) ; 3.3V          ; --           ;
; 4        ; 9 / 12 ( 75 % ) ; 3.3V          ; --           ;
; 5        ; 7 / 9 ( 78 % )  ; 3.3V          ; --           ;
; 6        ; 7 / 9 ( 78 % )  ; 3.3V          ; --           ;
; 7        ; 9 / 11 ( 82 % ) ; 3.3V          ; --           ;
; 8        ; 9 / 11 ( 82 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                                            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 7          ; 1        ; mcuI2cScl                                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 7        ; 8          ; 1        ; mcuI2cSda                                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 9          ; 1        ; mcuUartRx                                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 9        ; 11         ; 1        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 15         ; 1        ; mcuUartTx                                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 16         ; 1        ; mcuSpiCs                                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 17         ; 1        ; ~ALTERA_DCLK~                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 19         ; 1        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 20         ; 1        ; altera_reserved_tdi                              ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 21         ; 1        ; altera_reserved_tck                              ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 22         ; 1        ; altera_reserved_tms                              ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 23         ; 1        ; altera_reserved_tdo                              ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 24         ; 1        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 25         ; 1        ; mainClk                                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ; 26         ; 1        ; slowClk                                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 27         ; 2        ; reset                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 28         ; 2        ; mcuSpiCk                                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; mcuSpiIo[3]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 40         ; 2        ; mcuSpiIo[2]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 45         ; 2        ; mcuSpiIo[1]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 46         ; 2        ; mcuSpiIo[0]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 39       ; 54         ; 3        ; hBusRst                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 59         ; 3        ; hBusCs                                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 60         ; 3        ; hBusCk                                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 61         ; 3        ; hBusnCk                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 67         ; 3        ; hBusD[4]                                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 47       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 79         ; 3        ; hBusD[2]                                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 50       ; 81         ; 3        ; hBusD[3]                                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 51       ; 82         ; 3        ; hBusRwds                                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 86         ; 3        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 53       ; 87         ; 3        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 54       ; 88         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 55       ; 89         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 56       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 96         ; 4        ; hBusD[0]                                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 59       ; 98         ; 4        ; hBusD[1]                                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 60       ; 99         ; 4        ; hBusD[5]                                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 65       ; 106        ; 4        ; hBusD[6]                                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 66       ; 111        ; 4        ; hBusD[7]                                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 67       ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 116        ; 4        ; leds[3]                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 117        ; 4        ; leds[2]                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 71       ; 119        ; 4        ; leds[1]                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 120        ; 4        ; leds[0]                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ;            ;          ; VCCD_PLL4                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 74       ;            ;          ; GNDA4                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 75       ;            ; --       ; VCCA4                                            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 76       ; 126        ; 5        ; lsasBus[0]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 77       ; 127        ; 5        ; lsasBus[1]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 134        ; 5        ; lsasBus[2]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 81       ;            ; 5        ; VCCIO5                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 138        ; 5        ; lsasBus[3]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 84       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 85       ; 141        ; 5        ; lsasBus[4]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 86       ; 142        ; 5        ; lsasBus[5]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 87       ; 143        ; 5        ; lsasBus[6]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 88       ; 148        ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 149        ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 150        ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 151        ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 152        ; 6        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 153        ; 6        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 154        ; 6        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 155        ; 6        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 156        ; 6        ; ^MSEL3                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 159        ; 6        ; lsasBus[7]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 99       ; 160        ; 6        ; lsasBus[8]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 100      ; 161        ; 6        ; lsasBus[9]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 101      ; 162        ; 6        ; lsasBus[10]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 102      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 163        ; 6        ; lsasBus[11]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 104      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 105      ; 167        ; 6        ; lsasBus[12]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 106      ; 173        ; 6        ; lsasBus[13]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ; 180        ; 7        ; lsasBus[14]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 112      ; 181        ; 7        ; lsasBus[15]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 113      ; 182        ; 7        ; lsasBus[16]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 114      ; 183        ; 7        ; lsasBus[17]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 115      ; 184        ; 7        ; lsasBus[18]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 190        ; 7        ; lsasBus[19]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 120      ; 191        ; 7        ; lsasBus[20]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 121      ; 197        ; 7        ; lsasBus[21]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 205        ; 7        ; lsasBus[22]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 126      ; 209        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 127      ; 210        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 128      ; 211        ; 8        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 129      ; 212        ; 8        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 130      ;            ; 8        ; VCCIO8                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 218        ; 8        ; lsasBus[23]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 133      ; 219        ; 8        ; lsasBus[24]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 221        ; 8        ; lsasBus[25]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 136      ; 224        ; 8        ; lsasBus[26]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 137      ; 227        ; 8        ; lsasBus[27]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 138      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 139      ;            ; 8        ; VCCIO8                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 239        ; 8        ; lsasBus[28]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 142      ; 242        ; 8        ; lsasBus[29]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 143      ; 245        ; 8        ; lsasBus[30]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 144      ; 246        ; 8        ; lsasBus[31]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; EPAD     ;            ;          ; GND                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1 ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1                                                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1                       ; PDS|avs_hram_converter|avs_hram_mainconv|EU|pll_x8_inst|altpll_component|auto_generated|pll1                                                                                                                                                         ;
; PLL mode                      ; Normal                                                                                                                                                                                                                                               ; Normal                                                              ; Normal                                                                                                                                                                                                                                               ;
; Compensate clock              ; clock0                                                                                                                                                                                                                                               ; clock0                                                              ; clock0                                                                                                                                                                                                                                               ;
; Compensated input/output pins ; --                                                                                                                                                                                                                                                   ; --                                                                  ; --                                                                                                                                                                                                                                                   ;
; Switchover type               ; --                                                                                                                                                                                                                                                   ; --                                                                  ; --                                                                                                                                                                                                                                                   ;
; Input frequency 0             ; 50.0 MHz                                                                                                                                                                                                                                             ; 10.0 MHz                                                            ; 50.0 MHz                                                                                                                                                                                                                                             ;
; Input frequency 1             ; --                                                                                                                                                                                                                                                   ; --                                                                  ; --                                                                                                                                                                                                                                                   ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                                                                                                                                                             ; 10.0 MHz                                                            ; 50.0 MHz                                                                                                                                                                                                                                             ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                                                                                                                                                                            ; 400.0 MHz                                                           ; 400.0 MHz                                                                                                                                                                                                                                            ;
; VCO post scale K counter      ; 2                                                                                                                                                                                                                                                    ; 2                                                                   ; 2                                                                                                                                                                                                                                                    ;
; VCO frequency control         ; Auto                                                                                                                                                                                                                                                 ; Auto                                                                ; Auto                                                                                                                                                                                                                                                 ;
; VCO phase shift step          ; 208 ps                                                                                                                                                                                                                                               ; 312 ps                                                              ; 312 ps                                                                                                                                                                                                                                               ;
; VCO multiply                  ; --                                                                                                                                                                                                                                                   ; --                                                                  ; --                                                                                                                                                                                                                                                   ;
; VCO divide                    ; --                                                                                                                                                                                                                                                   ; --                                                                  ; --                                                                                                                                                                                                                                                   ;
; Freq min lock                 ; 25.0 MHz                                                                                                                                                                                                                                             ; 7.5 MHz                                                             ; 37.5 MHz                                                                                                                                                                                                                                             ;
; Freq max lock                 ; 54.18 MHz                                                                                                                                                                                                                                            ; 16.25 MHz                                                           ; 81.27 MHz                                                                                                                                                                                                                                            ;
; M VCO Tap                     ; 0                                                                                                                                                                                                                                                    ; 0                                                                   ; 0                                                                                                                                                                                                                                                    ;
; M Initial                     ; 1                                                                                                                                                                                                                                                    ; 1                                                                   ; 1                                                                                                                                                                                                                                                    ;
; M value                       ; 12                                                                                                                                                                                                                                                   ; 40                                                                  ; 8                                                                                                                                                                                                                                                    ;
; N value                       ; 1                                                                                                                                                                                                                                                    ; 1                                                                   ; 1                                                                                                                                                                                                                                                    ;
; Charge pump current           ; setting 1                                                                                                                                                                                                                                            ; setting 1                                                           ; setting 1                                                                                                                                                                                                                                            ;
; Loop filter resistance        ; setting 27                                                                                                                                                                                                                                           ; setting 20                                                          ; setting 27                                                                                                                                                                                                                                           ;
; Loop filter capacitance       ; setting 0                                                                                                                                                                                                                                            ; setting 0                                                           ; setting 0                                                                                                                                                                                                                                            ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                                                                                                                                                                   ; 450 kHz to 590 kHz                                                  ; 1.03 MHz to 1.97 MHz                                                                                                                                                                                                                                 ;
; Bandwidth type                ; Medium                                                                                                                                                                                                                                               ; Medium                                                              ; Medium                                                                                                                                                                                                                                               ;
; Real time reconfigurable      ; Off                                                                                                                                                                                                                                                  ; Off                                                                 ; Off                                                                                                                                                                                                                                                  ;
; Scan chain MIF file           ; --                                                                                                                                                                                                                                                   ; --                                                                  ; --                                                                                                                                                                                                                                                   ;
; Preserve PLL counter order    ; Off                                                                                                                                                                                                                                                  ; Off                                                                 ; Off                                                                                                                                                                                                                                                  ;
; PLL location                  ; PLL_3                                                                                                                                                                                                                                                ; PLL_1                                                               ; PLL_4                                                                                                                                                                                                                                                ;
; Inclk0 signal                 ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                      ; mainClk                                                             ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                      ;
; Inclk1 signal                 ; --                                                                                                                                                                                                                                                   ; --                                                                  ; --                                                                                                                                                                                                                                                   ;
; Inclk0 signal type            ; Global Clock                                                                                                                                                                                                                                         ; Global Clock                                                        ; Global Clock                                                                                                                                                                                                                                         ;
; Inclk1 signal type            ; --                                                                                                                                                                                                                                                   ; --                                                                  ; --                                                                                                                                                                                                                                                   ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+--------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                             ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift  ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+--------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------------------------------------+
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 90 (5000 ps) ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 4       ; 0       ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                  ; clock0       ; 5    ; 1   ; 50.0 MHz         ; 0 (0 ps)     ; 5.62 (312 ps)    ; 50/50      ; C0      ; 8             ; 4/4 Even   ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 8    ; 1   ; 400.0 MHz        ; 0 (0 ps)     ; 45.00 (312 ps)   ; 50/50      ; C0      ; Bypass        ; --         ; --            ; 1       ; 0       ; PDS|avs_hram_converter|avs_hram_mainconv|EU|pll_x8_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+--------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------+
; I/O Assignment Warnings              ;
+-------------+------------------------+
; Pin Name    ; Reason                 ;
+-------------+------------------------+
; hBusCk      ; Missing drive strength ;
; hBusnCk     ; Missing drive strength ;
; hBusCs      ; Missing drive strength ;
; hBusRst     ; Missing drive strength ;
; mcuUartRx   ; Missing drive strength ;
; leds[0]     ; Missing drive strength ;
; leds[1]     ; Missing drive strength ;
; leds[2]     ; Missing drive strength ;
; leds[3]     ; Missing drive strength ;
; hBusD[0]    ; Missing drive strength ;
; hBusD[1]    ; Missing drive strength ;
; hBusD[2]    ; Missing drive strength ;
; hBusD[3]    ; Missing drive strength ;
; hBusD[4]    ; Missing drive strength ;
; hBusD[5]    ; Missing drive strength ;
; hBusD[6]    ; Missing drive strength ;
; hBusD[7]    ; Missing drive strength ;
; hBusRwds    ; Missing drive strength ;
; mcuSpiIo[0] ; Missing drive strength ;
; mcuSpiIo[1] ; Missing drive strength ;
; mcuSpiIo[2] ; Missing drive strength ;
; mcuSpiIo[3] ; Missing drive strength ;
; mcuI2cSda   ; Missing drive strength ;
; lsasBus[0]  ; Missing drive strength ;
; lsasBus[1]  ; Missing drive strength ;
; lsasBus[2]  ; Missing drive strength ;
; lsasBus[3]  ; Missing drive strength ;
; lsasBus[4]  ; Missing drive strength ;
; lsasBus[5]  ; Missing drive strength ;
; lsasBus[6]  ; Missing drive strength ;
; lsasBus[7]  ; Missing drive strength ;
; lsasBus[8]  ; Missing drive strength ;
; lsasBus[9]  ; Missing drive strength ;
; lsasBus[10] ; Missing drive strength ;
; lsasBus[11] ; Missing drive strength ;
; lsasBus[12] ; Missing drive strength ;
; lsasBus[13] ; Missing drive strength ;
; lsasBus[14] ; Missing drive strength ;
; lsasBus[15] ; Missing drive strength ;
; lsasBus[16] ; Missing drive strength ;
; lsasBus[17] ; Missing drive strength ;
; lsasBus[18] ; Missing drive strength ;
; lsasBus[19] ; Missing drive strength ;
; lsasBus[20] ; Missing drive strength ;
; lsasBus[21] ; Missing drive strength ;
; lsasBus[22] ; Missing drive strength ;
; lsasBus[23] ; Missing drive strength ;
; lsasBus[24] ; Missing drive strength ;
; lsasBus[25] ; Missing drive strength ;
; lsasBus[26] ; Missing drive strength ;
; lsasBus[27] ; Missing drive strength ;
; lsasBus[28] ; Missing drive strength ;
; lsasBus[29] ; Missing drive strength ;
; lsasBus[30] ; Missing drive strength ;
; lsasBus[31] ; Missing drive strength ;
+-------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------+
; Compilation Hierarchy Node                                                                                                                                                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                                                  ; Library Name                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------+
; |top_level                                                                                                                                                                           ; 3738 (1)    ; 2341 (0)                  ; 0 (0)         ; 95226       ; 19   ; 6            ; 0       ; 3         ; 62   ; 0            ; 1397 (1)     ; 503 (0)           ; 1838 (0)         ; |top_level                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; top_level                                                                    ; work                             ;
;    |avs_hram_converter_TEST_advanced:PDS|                                                                                                                                            ; 3422 (0)    ; 2164 (0)                  ; 0 (0)         ; 95137       ; 18   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1257 (0)     ; 471 (0)           ; 1694 (0)         ; |top_level|avs_hram_converter_TEST_advanced:PDS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced                                             ; avs_hram_converter_test_advanced ;
;       |avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|                                                                                                       ; 557 (0)     ; 435 (0)                   ; 0 (0)         ; 33          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 91 (0)            ; 344 (0)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; avs_hram_converter_TEST_advanced_avs_hram_converter                          ; avs_hram_converter_TEST_advanced ;
;          |altera_reset_controller:rst_controller|                                                                                                                                    ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                                                      ; avs_hram_converter_TEST_advanced ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                                                    ; avs_hram_converter_TEST_advanced ;
;          |avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl                                                                                                                                                                                                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl                  ; avs_hram_converter_test_advanced ;
;             |avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0     ; avs_hram_converter_TEST_advanced ;
;                |avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component                                                                                                                             ; avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub ; avs_hram_converter_TEST_advanced ;
;          |avs_hram_mainconv:avs_hram_mainconv|                                                                                                                                       ; 554 (0)     ; 432 (0)                   ; 0 (0)         ; 33          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 89 (0)            ; 343 (0)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv                                                                                                                                                                                                                                                                                                                                                                                                                       ; avs_hram_mainconv                                                            ; avs_hram_converter_test_advanced ;
;             |avs_hram_mainconv_CU:CU|                                                                                                                                                ; 66 (66)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 4 (4)             ; 39 (39)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU                                                                                                                                                                                                                                                                                                                                                                                               ; avs_hram_mainconv_CU                                                         ; avs_hram_converter_test_advanced ;
;             |avs_hram_mainconv_EU:EU|                                                                                                                                                ; 494 (8)     ; 391 (0)                   ; 0 (0)         ; 33          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (8)       ; 85 (0)            ; 310 (0)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU                                                                                                                                                                                                                                                                                                                                                                                               ; avs_hram_mainconv_EU                                                         ; avs_hram_converter_test_advanced ;
;                |CA_unpacker:CA_unpacker_inst|                                                                                                                                        ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|CA_unpacker:CA_unpacker_inst                                                                                                                                                                                                                                                                                                                                                                  ; CA_unpacker                                                                  ; avs_hram_converter_test_advanced ;
;                   |reg:CA0|                                                                                                                                                          ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA0                                                                                                                                                                                                                                                                                                                                                          ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                   |reg:CA1|                                                                                                                                                          ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA1                                                                                                                                                                                                                                                                                                                                                          ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                   |reg:CA2|                                                                                                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA2                                                                                                                                                                                                                                                                                                                                                          ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                |DDR_to_SDR_converter:readdata_converter|                                                                                                                             ; 127 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 13 (0)            ; 113 (0)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter                                                                                                                                                                                                                                                                                                                                                       ; DDR_to_SDR_converter                                                         ; avs_hram_converter_test_advanced ;
;                   |DDR_to_SDR_converter_CU:CU|                                                                                                                                       ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU                                                                                                                                                                                                                                                                                                                            ; DDR_to_SDR_converter_CU                                                      ; avs_hram_converter_test_advanced ;
;                   |DDR_to_SDR_converter_EU:EU|                                                                                                                                       ; 120 (0)     ; 118 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 108 (0)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU                                                                                                                                                                                                                                                                                                                            ; DDR_to_SDR_converter_EU                                                      ; avs_hram_converter_test_advanced ;
;                      |d_flipflop:pdff3|                                                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3                                                                                                                                                                                                                                                                                                           ; d_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |d_flipflop:pdff4|                                                                                                                                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4                                                                                                                                                                                                                                                                                                           ; d_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |d_flipflop:rwdsgen_pipe|                                                                                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:rwdsgen_pipe                                                                                                                                                                                                                                                                                                    ; d_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |dff_negedge:ndff1_pipe|                                                                                                                                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1_pipe                                                                                                                                                                                                                                                                                                     ; dff_negedge                                                                  ; avs_hram_converter_test_advanced ;
;                      |dff_negedge:ndff1|                                                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1                                                                                                                                                                                                                                                                                                          ; dff_negedge                                                                  ; avs_hram_converter_test_advanced ;
;                      |dff_negedge:ndff2|                                                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2                                                                                                                                                                                                                                                                                                          ; dff_negedge                                                                  ; avs_hram_converter_test_advanced ;
;                      |dff_negedge:ndff3|                                                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3                                                                                                                                                                                                                                                                                                          ; dff_negedge                                                                  ; avs_hram_converter_test_advanced ;
;                      |dff_negedge:ndff4|                                                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff4                                                                                                                                                                                                                                                                                                          ; dff_negedge                                                                  ; avs_hram_converter_test_advanced ;
;                      |reg:lsb|                                                                                                                                                       ; 13 (13)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 9 (9)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb                                                                                                                                                                                                                                                                                                                    ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:msb|                                                                                                                                                       ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 5 (5)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb                                                                                                                                                                                                                                                                                                                    ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:pipereg1|                                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1                                                                                                                                                                                                                                                                                                               ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:pipereg2|                                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2                                                                                                                                                                                                                                                                                                               ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:pipereg3|                                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3                                                                                                                                                                                                                                                                                                               ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:pipereg4|                                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4                                                                                                                                                                                                                                                                                                               ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:pipereg5|                                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5                                                                                                                                                                                                                                                                                                               ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:pipereg6|                                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6                                                                                                                                                                                                                                                                                                               ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:pipereg7|                                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7                                                                                                                                                                                                                                                                                                               ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:regp1|                                                                                                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1                                                                                                                                                                                                                                                                                                                  ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:regp2|                                                                                                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2                                                                                                                                                                                                                                                                                                                  ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:rwdsgen|                                                                                                                                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen                                                                                                                                                                                                                                                                                                         ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:tracker|                                                                                                                                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker                                                                                                                                                                                                                                                                                                         ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |voter:voter_inst|                                                                                                                                              ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (2)           ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst                                                                                                                                                                                                                                                                                                           ; voter                                                                        ; avs_hram_converter_test_advanced ;
;                         |fulladder:fa00|                                                                                                                                             ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|fulladder:fa00                                                                                                                                                                                                                                                                                            ; fulladder                                                                    ; avs_hram_converter_test_advanced ;
;                            |halfadder:ha2_inst|                                                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|fulladder:fa00|halfadder:ha2_inst                                                                                                                                                                                                                                                                         ; halfadder                                                                    ; avs_hram_converter_test_advanced ;
;                         |fulladder:fa01|                                                                                                                                             ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|fulladder:fa01                                                                                                                                                                                                                                                                                            ; fulladder                                                                    ; avs_hram_converter_test_advanced ;
;                            |halfadder:ha2_inst|                                                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|fulladder:fa01|halfadder:ha2_inst                                                                                                                                                                                                                                                                         ; halfadder                                                                    ; avs_hram_converter_test_advanced ;
;                         |fulladder:faw0|                                                                                                                                             ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|fulladder:faw0                                                                                                                                                                                                                                                                                            ; fulladder                                                                    ; avs_hram_converter_test_advanced ;
;                            |halfadder:ha2_inst|                                                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|fulladder:faw0|halfadder:ha2_inst                                                                                                                                                                                                                                                                         ; halfadder                                                                    ; avs_hram_converter_test_advanced ;
;                         |fulladder:faw1|                                                                                                                                             ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|fulladder:faw1                                                                                                                                                                                                                                                                                            ; fulladder                                                                    ; avs_hram_converter_test_advanced ;
;                            |halfadder:ha2_inst|                                                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|fulladder:faw1|halfadder:ha2_inst                                                                                                                                                                                                                                                                         ; halfadder                                                                    ; avs_hram_converter_test_advanced ;
;                         |halfadder:ha02|                                                                                                                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|halfadder:ha02                                                                                                                                                                                                                                                                                            ; halfadder                                                                    ; avs_hram_converter_test_advanced ;
;                         |reg:pipereg1|                                                                                                                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1                                                                                                                                                                                                                                                                                              ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                         |reg:pipereg2|                                                                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2                                                                                                                                                                                                                                                                                              ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                         |reg:pipereg3|                                                                                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3                                                                                                                                                                                                                                                                                              ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                         |reg:pipereg4|                                                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4                                                                                                                                                                                                                                                                                              ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                         |reg:pipereg5|                                                                                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5                                                                                                                                                                                                                                                                                              ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                |SDR_to_DDR_converter:writedata_converter|                                                                                                                            ; 29 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 18 (0)           ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter                                                                                                                                                                                                                                                                                                                                                      ; SDR_to_DDR_converter                                                         ; avs_hram_converter_test_advanced ;
;                   |mux_2to1:outmux|                                                                                                                                                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|mux_2to1:outmux                                                                                                                                                                                                                                                                                                                                      ; mux_2to1                                                                     ; avs_hram_converter_test_advanced ;
;                   |reg:input_reg|                                                                                                                                                    ; 21 (21)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 18 (18)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg                                                                                                                                                                                                                                                                                                                                        ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                |adder_22bit_1pipe:addressgen|                                                                                                                                        ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (0)           ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|adder_22bit_1pipe:addressgen                                                                                                                                                                                                                                                                                                                                                                  ; adder_22bit_1pipe                                                            ; avs_hram_converter_test_advanced ;
;                   |lpm_add_sub:LPM_ADD_SUB_component|                                                                                                                                ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (0)           ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|adder_22bit_1pipe:addressgen|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                                                  ; work                             ;
;                      |add_sub_89k:auto_generated|                                                                                                                                    ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|adder_22bit_1pipe:addressgen|lpm_add_sub:LPM_ADD_SUB_component|add_sub_89k:auto_generated                                                                                                                                                                                                                                                                                                     ; add_sub_89k                                                                  ; work                             ;
;                |comparator_Nbit:burst_cmp|                                                                                                                                           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|comparator_Nbit:burst_cmp                                                                                                                                                                                                                                                                                                                                                                     ; comparator_Nbit                                                              ; avs_hram_converter_test_advanced ;
;                |comparator_Nbit:burst_detector|                                                                                                                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|comparator_Nbit:burst_detector                                                                                                                                                                                                                                                                                                                                                                ; comparator_Nbit                                                              ; avs_hram_converter_test_advanced ;
;                |d_flipflop:dpd_req_tracker|                                                                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:dpd_req_tracker                                                                                                                                                                                                                                                                                                                                                                    ; d_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                |d_flipflop:hCKen_pipe|                                                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:hCKen_pipe                                                                                                                                                                                                                                                                                                                                                                         ; d_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                |d_flipflop:op_tracker|                                                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:op_tracker                                                                                                                                                                                                                                                                                                                                                                         ; d_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                |d_flipflop:rwds_tracker|                                                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:rwds_tracker                                                                                                                                                                                                                                                                                                                                                                       ; d_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                |dll_90:clk_shifter|                                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter                                                                                                                                                                                                                                                                                                                                                                            ; dll_90                                                                       ; avs_hram_converter_test_advanced ;
;                   |altpll:altpll_component|                                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                    ; altpll                                                                       ; work                             ;
;                      |dll_90_altpll:auto_generated|                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated                                                                                                                                                                                                                                                                                                                       ; dll_90_altpll                                                                ; work                             ;
;                |mux_4to1:address_mux|                                                                                                                                                ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|mux_4to1:address_mux                                                                                                                                                                                                                                                                                                                                                                          ; mux_4to1                                                                     ; avs_hram_converter_test_advanced ;
;                |mux_4to1:dq_mux|                                                                                                                                                     ; 37 (37)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 20 (20)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|mux_4to1:dq_mux                                                                                                                                                                                                                                                                                                                                                                               ; mux_4to1                                                                     ; avs_hram_converter_test_advanced ;
;                |pll_x8:pll_x8_inst|                                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst                                                                                                                                                                                                                                                                                                                                                                            ; pll_x8                                                                       ; avs_hram_converter_test_advanced ;
;                   |altpll:altpll_component|                                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                    ; altpll                                                                       ; work                             ;
;                      |pll_x8_altpll:auto_generated|                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated                                                                                                                                                                                                                                                                                                                       ; pll_x8_altpll                                                                ; work                             ;
;                |reg:addr_reg|                                                                                                                                                        ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:addr_reg                                                                                                                                                                                                                                                                                                                                                                                  ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                |reg:burstcnt_reg|                                                                                                                                                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg                                                                                                                                                                                                                                                                                                                                                                              ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                |reg:cntpipe1|                                                                                                                                                        ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 33          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 3 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1                                                                                                                                                                                                                                                                                                                                                                                  ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                   |altshift_taps:dout_rtl_0|                                                                                                                                         ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 33          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 3 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0                                                                                                                                                                                                                                                                                                                                                         ; altshift_taps                                                                ; work                             ;
;                      |shift_taps_06m:auto_generated|                                                                                                                                 ; 8 (3)       ; 4 (2)                     ; 0 (0)         ; 33          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 1 (1)             ; 3 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated                                                                                                                                                                                                                                                                                                                           ; shift_taps_06m                                                               ; work                             ;
;                         |altsyncram_ik31:altsyncram4|                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 33          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4                                                                                                                                                                                                                                                                                               ; altsyncram_ik31                                                              ; work                             ;
;                         |cntr_vof:cntr1|                                                                                                                                             ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|cntr_vof:cntr1                                                                                                                                                                                                                                                                                                            ; cntr_vof                                                                     ; work                             ;
;                |reg:datain_reg|                                                                                                                                                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:datain_reg                                                                                                                                                                                                                                                                                                                                                                                ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                |sr_flipflop:dpd_tracker|                                                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|sr_flipflop:dpd_tracker                                                                                                                                                                                                                                                                                                                                                                       ; sr_flipflop                                                                  ; avs_hram_converter_test_advanced ;
;                |synchronizer:synchronizer_inst|                                                                                                                                      ; 158 (0)     ; 131 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 71 (0)            ; 60 (0)           ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst                                                                                                                                                                                                                                                                                                                                                                ; synchronizer                                                                 ; avs_hram_converter_test_advanced ;
;                   |synchronizer_CU:CU|                                                                                                                                               ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU                                                                                                                                                                                                                                                                                                                                             ; synchronizer_CU                                                              ; avs_hram_converter_test_advanced ;
;                   |synchronizer_EU:EU|                                                                                                                                               ; 152 (3)     ; 125 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (2)       ; 71 (0)            ; 55 (1)           ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU                                                                                                                                                                                                                                                                                                                                             ; synchronizer_EU                                                              ; avs_hram_converter_test_advanced ;
;                      |comparator_Nbit:burstlen_cmp|                                                                                                                                  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|comparator_Nbit:burstlen_cmp                                                                                                                                                                                                                                                                                                                ; comparator_Nbit                                                              ; avs_hram_converter_test_advanced ;
;                      |counter_11bit_updown:burstlen_counter|                                                                                                                         ; 13 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 11 (0)           ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter                                                                                                                                                                                                                                                                                                       ; counter_11bit_updown                                                         ; avs_hram_converter_test_advanced ;
;                         |lpm_counter:LPM_COUNTER_component|                                                                                                                          ; 13 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 11 (0)           ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                     ; lpm_counter                                                                  ; work                             ;
;                            |cntr_7lh:auto_generated|                                                                                                                                 ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated                                                                                                                                                                                                                                             ; cntr_7lh                                                                     ; work                             ;
;                      |counter_Nbit:code_counter|                                                                                                                                     ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter                                                                                                                                                                                                                                                                                                                   ; counter_Nbit                                                                 ; avs_hram_converter_test_advanced ;
;                         |t_flipflop:\g1:1:chain_tff|                                                                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff                                                                                                                                                                                                                                                                                        ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                         |t_flipflop:entry_tff|                                                                                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff                                                                                                                                                                                                                                                                                              ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |counter_Nbit:data_counter|                                                                                                                                     ; 3 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter                                                                                                                                                                                                                                                                                                                   ; counter_Nbit                                                                 ; avs_hram_converter_test_advanced ;
;                         |t_flipflop:\g1:1:chain_tff|                                                                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:\g1:1:chain_tff                                                                                                                                                                                                                                                                                        ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                         |t_flipflop:entry_tff|                                                                                                                                       ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:entry_tff                                                                                                                                                                                                                                                                                              ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |d_flipflop:busy_pipe|                                                                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|d_flipflop:busy_pipe                                                                                                                                                                                                                                                                                                                        ; d_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |d_flipflop:valid_pipe|                                                                                                                                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|d_flipflop:valid_pipe                                                                                                                                                                                                                                                                                                                       ; d_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |decoder_2bit:dec|                                                                                                                                              ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|decoder_2bit:dec                                                                                                                                                                                                                                                                                                                            ; decoder_2bit                                                                 ; avs_hram_converter_test_advanced ;
;                      |mux_4to1:datamux|                                                                                                                                              ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 16 (16)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|mux_4to1:datamux                                                                                                                                                                                                                                                                                                                            ; mux_4to1                                                                     ; avs_hram_converter_test_advanced ;
;                      |reg:burstlen|                                                                                                                                                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 5 (5)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen                                                                                                                                                                                                                                                                                                                                ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:din00|                                                                                                                                                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00                                                                                                                                                                                                                                                                                                                                   ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:din01|                                                                                                                                                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01                                                                                                                                                                                                                                                                                                                                   ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:din10|                                                                                                                                                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10                                                                                                                                                                                                                                                                                                                                   ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:din11|                                                                                                                                                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11                                                                                                                                                                                                                                                                                                                                   ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:outpipe|                                                                                                                                                   ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outpipe                                                                                                                                                                                                                                                                                                                                 ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |reg:outreg|                                                                                                                                                    ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg                                                                                                                                                                                                                                                                                                                                  ; reg                                                                          ; avs_hram_converter_test_advanced ;
;                      |sr_flipflop:synchronizer|                                                                                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer                                                                                                                                                                                                                                                                                                                    ; sr_flipflop                                                                  ; avs_hram_converter_test_advanced ;
;                |timer_14bit:deadline_timer|                                                                                                                                          ; 34 (12)     ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (12)      ; 0 (0)             ; 14 (0)           ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer                                                                                                                                                                                                                                                                                                                                                                    ; timer_14bit                                                                  ; avs_hram_converter_test_advanced ;
;                   |counter_Nbit:cnt|                                                                                                                                                 ; 22 (5)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (5)        ; 0 (0)             ; 14 (0)           ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt                                                                                                                                                                                                                                                                                                                                                   ; counter_Nbit                                                                 ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:\g1:10:chain_tff|                                                                                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:10:chain_tff                                                                                                                                                                                                                                                                                                                       ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:\g1:11:chain_tff|                                                                                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:11:chain_tff                                                                                                                                                                                                                                                                                                                       ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:\g1:12:chain_tff|                                                                                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:12:chain_tff                                                                                                                                                                                                                                                                                                                       ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:\g1:13:chain_tff|                                                                                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:13:chain_tff                                                                                                                                                                                                                                                                                                                       ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:\g1:1:chain_tff|                                                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:1:chain_tff                                                                                                                                                                                                                                                                                                                        ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:\g1:2:chain_tff|                                                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:2:chain_tff                                                                                                                                                                                                                                                                                                                        ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:\g1:3:chain_tff|                                                                                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:3:chain_tff                                                                                                                                                                                                                                                                                                                        ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:\g1:4:chain_tff|                                                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:4:chain_tff                                                                                                                                                                                                                                                                                                                        ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:\g1:5:chain_tff|                                                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:5:chain_tff                                                                                                                                                                                                                                                                                                                        ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:\g1:6:chain_tff|                                                                                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:6:chain_tff                                                                                                                                                                                                                                                                                                                        ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:\g1:7:chain_tff|                                                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:7:chain_tff                                                                                                                                                                                                                                                                                                                        ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:\g1:8:chain_tff|                                                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:8:chain_tff                                                                                                                                                                                                                                                                                                                        ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:\g1:9:chain_tff|                                                                                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:9:chain_tff                                                                                                                                                                                                                                                                                                                        ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;                      |t_flipflop:entry_tff|                                                                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:entry_tff                                                                                                                                                                                                                                                                                                                              ; t_flipflop                                                                   ; avs_hram_converter_test_advanced ;
;       |avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced_instruction_OCROM                           ; avs_hram_converter_TEST_advanced ;
;          |altsyncram:the_altsyncram|                                                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                                                   ; work                             ;
;             |altsyncram_klu1:auto_generated|                                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom|altsyncram:the_altsyncram|altsyncram_klu1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_klu1                                                              ; work                             ;
;       |avs_hram_converter_TEST_advanced_leds:leds|                                                                                                                                   ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 4 (4)             ; 4 (4)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced_leds                                        ; avs_hram_converter_TEST_advanced ;
;       |avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|                                                                                                         ; 496 (0)     ; 206 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 129 (0)      ; 54 (0)            ; 313 (0)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced_mm_interconnect_0                           ; avs_hram_converter_TEST_advanced ;
;          |altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|                                                                                                      ; 16 (16)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 4 (4)             ; 6 (6)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                        ; avs_hram_converter_TEST_advanced ;
;          |altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|                                                                                                                 ; 13 (13)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 7 (7)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                        ; avs_hram_converter_TEST_advanced ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                                                              ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                        ; avs_hram_converter_TEST_advanced ;
;          |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|                                                                                                                ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                        ; avs_hram_converter_TEST_advanced ;
;          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                                                                                          ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                                        ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                                                                        ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                                                   ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_slave_agent:avs_hram_converter_avalon_slave_agent|                                                                                                           ; 23 (17)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (6)        ; 0 (0)             ; 14 (11)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avs_hram_converter_avalon_slave_agent                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                                    ; avs_hram_converter_TEST_advanced ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                          ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avs_hram_converter_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                                             ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_slave_agent:instruction_ocrom_s1_agent|                                                                                                                      ; 6 (3)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 2 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_ocrom_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                                    ; avs_hram_converter_TEST_advanced ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_ocrom_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                                             ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_slave_agent:leds_s1_agent|                                                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                                    ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_slave_agent:nios2_debug_mem_slave_agent|                                                                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                                                    ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_slave_agent:switches_s1_agent|                                                                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                                    ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_slave_translator:instruction_ocrom_s1_translator|                                                                                                            ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:instruction_ocrom_s1_translator                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                               ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                                                                         ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                               ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_slave_translator:nios2_debug_mem_slave_translator|                                                                                                           ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (26)           ; 7 (7)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                               ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_slave_translator:switches_s1_translator|                                                                                                                     ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                               ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_traffic_limiter:nios2_data_master_limiter|                                                                                                                   ; 14 (14)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                                                ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_traffic_limiter:nios2_instruction_master_limiter|                                                                                                            ; 12 (12)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 6 (6)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                                                ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|                                                                                             ; 94 (94)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 21 (21)           ; 71 (71)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                                                  ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|                                                                                             ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                                                  ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|                                                                                                        ; 18 (18)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 15 (15)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                                                  ; avs_hram_converter_TEST_advanced ;
;          |altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|                                                                                                        ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 17 (17)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                                                  ; avs_hram_converter_TEST_advanced ;
;          |avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                                    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 2 (2)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                      ; avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux                 ; avs_hram_converter_TEST_advanced ;
;          |avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001             ; avs_hram_converter_TEST_advanced ;
;          |avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                                ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 51 (48)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001               ; avs_hram_converter_TEST_advanced ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                                                     ; avs_hram_converter_TEST_advanced ;
;          |avs_hram_converter_TEST_advanced_mm_interconnect_0_router:router|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 2 (2)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced_mm_interconnect_0_router                    ; avs_hram_converter_TEST_advanced ;
;          |avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001:router_001|                                                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                    ; avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001                ; avs_hram_converter_TEST_advanced ;
;          |avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001             ; avs_hram_converter_TEST_advanced ;
;          |avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                        ; 58 (58)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 38 (38)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                          ; avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux                   ; avs_hram_converter_TEST_advanced ;
;          |avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                                ; 50 (50)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 33 (33)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001               ; avs_hram_converter_TEST_advanced ;
;       |avs_hram_converter_TEST_advanced_nios2:nios2|                                                                                                                                 ; 2508 (0)    ; 1502 (0)                  ; 0 (0)         ; 62336       ; 13   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1004 (0)     ; 313 (0)           ; 1191 (0)         ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; avs_hram_converter_TEST_advanced_nios2                                       ; avs_hram_converter_TEST_advanced ;
;          |avs_hram_converter_TEST_advanced_nios2_cpu:cpu|                                                                                                                            ; 2508 (2039) ; 1502 (1210)               ; 0 (0)         ; 62336       ; 13   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1004 (832)   ; 313 (256)         ; 1191 (916)       ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                      ; avs_hram_converter_TEST_advanced_nios2_cpu                                   ; avs_hram_converter_TEST_advanced ;
;             |altera_nios2_gen2_rtl_module:the_nios2_rtl|                                                                                                                             ; 80 (80)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 4 (4)             ; 42 (42)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                                                                                                                                                                                                                                                           ; altera_nios2_gen2_rtl_module                                                 ; avs_hram_converter_TEST_advanced ;
;             |avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht                                                                                                                                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced_nios2_cpu_bht_module                        ; avs_hram_converter_TEST_advanced ;
;                |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                       ; altsyncram                                                                   ; work                             ;
;                   |altsyncram_27d1:auto_generated|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_27d1:auto_generated                                                                                                                                                                                                                                                                        ; altsyncram_27d1                                                              ; work                             ;
;             |avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data                                                                                                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module                    ; avs_hram_converter_TEST_advanced ;
;                |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                               ; altsyncram                                                                   ; work                             ;
;                   |altsyncram_ddf1:auto_generated|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_ddf1                                                              ; work                             ;
;             |avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag                                                                                                                                                                                                                                                                                                                           ; avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module                     ; avs_hram_converter_TEST_advanced ;
;                |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                 ; altsyncram                                                                   ; work                             ;
;                   |altsyncram_oic1:auto_generated|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_oic1                                                              ; work                             ;
;             |avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim                                                                                                                                                                                                                                                                                                                     ; avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module                  ; avs_hram_converter_TEST_advanced ;
;                |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                           ; altsyncram                                                                   ; work                             ;
;                   |altsyncram_k3d1:auto_generated|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_k3d1                                                              ; work                             ;
;             |avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data|                                                           ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data                                                                                                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module                    ; avs_hram_converter_TEST_advanced ;
;                |altsyncram:the_altsyncram|                                                                                                                                           ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                               ; altsyncram                                                                   ; work                             ;
;                   |altsyncram_5jd1:auto_generated|                                                                                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_5jd1                                                              ; work                             ;
;             |avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag                                                                                                                                                                                                                                                                                                                           ; avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module                     ; avs_hram_converter_TEST_advanced ;
;                |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                 ; altsyncram                                                                   ; work                             ;
;                   |altsyncram_a7d1:auto_generated|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_a7d1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_a7d1                                                              ; work                             ;
;             |avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell                                                                                                                                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell                         ; avs_hram_converter_TEST_advanced ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                                                     ; altera_mult_add                                                              ; work                             ;
;                   |altera_mult_add_hkp2:auto_generated|                                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated                                                                                                                                                                                                                                                 ; altera_mult_add_hkp2                                                         ; work                             ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                        ; altera_mult_add_rtl                                                          ; work                             ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                               ; ama_multiplier_function                                                      ; work                             ;
;                            |lpm_mult:Mult0|                                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                ; lpm_mult                                                                     ; work                             ;
;                               |mult_cp01:auto_generated|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated                                                                                                                       ; mult_cp01                                                                    ; work                             ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                                                     ; altera_mult_add                                                              ; work                             ;
;                   |altera_mult_add_hkp2:auto_generated|                                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated                                                                                                                                                                                                                                                 ; altera_mult_add_hkp2                                                         ; work                             ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                        ; altera_mult_add_rtl                                                          ; work                             ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                               ; ama_multiplier_function                                                      ; work                             ;
;                            |lpm_mult:Mult0|                                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                ; lpm_mult                                                                     ; work                             ;
;                               |mult_c011:auto_generated|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated                                                                                                                       ; mult_c011                                                                    ; work                             ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                                                     ; altera_mult_add                                                              ; work                             ;
;                   |altera_mult_add_hkp2:auto_generated|                                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated                                                                                                                                                                                                                                                 ; altera_mult_add_hkp2                                                         ; work                             ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                        ; altera_mult_add_rtl                                                          ; work                             ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                               ; ama_multiplier_function                                                      ; work                             ;
;                            |lpm_mult:Mult0|                                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                ; lpm_mult                                                                     ; work                             ;
;                               |mult_c011:auto_generated|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated                                                                                                                       ; mult_c011                                                                    ; work                             ;
;             |avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|                                                          ; 422 (83)    ; 283 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 137 (3)      ; 53 (0)            ; 232 (80)         ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci                         ; avs_hram_converter_TEST_advanced ;
;                |avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|                                   ; 161 (0)     ; 98 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 48 (0)            ; 51 (0)           ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper                                                                                                                                                                                      ; avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper               ; avs_hram_converter_TEST_advanced ;
;                   |avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk|                                  ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 40 (36)           ; 9 (9)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk                                                      ; avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk                ; avs_hram_converter_TEST_advanced ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                                      ; work                             ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ; altera_std_synchronizer                                                      ; work                             ;
;                   |avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|                                        ; 112 (108)   ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 8 (4)             ; 48 (48)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck                                                            ; avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck                   ; avs_hram_converter_TEST_advanced ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                                      ; work                             ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3       ; altera_std_synchronizer                                                      ; work                             ;
;                   |sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy|                                                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy                                                                                                    ; sld_virtual_jtag_basic                                                       ; work                             ;
;                |avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg|                                         ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg                  ; avs_hram_converter_TEST_advanced ;
;                |avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break|                                           ; 35 (35)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 34 (34)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break                   ; avs_hram_converter_TEST_advanced ;
;                |avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|                                           ; 13 (9)      ; 11 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 5 (1)             ; 6 (6)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug                   ; avs_hram_converter_TEST_advanced ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                         ; altera_std_synchronizer                                                      ; work                             ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                          ; altera_std_synchronizer                                                      ; work                             ;
;                |avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im|                                                 ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im                                                                                                                                                                                                    ; avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im                      ; avs_hram_converter_TEST_advanced ;
;                |avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace|                                         ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace                  ; avs_hram_converter_TEST_advanced ;
;                |avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|                                                 ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 51 (51)          ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem                                                                                                                                                                                                    ; avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem                      ; avs_hram_converter_TEST_advanced ;
;                   |avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram                                                                           ; avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module              ; avs_hram_converter_TEST_advanced ;
;                      |altsyncram:the_altsyncram|                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                                   ; work                             ;
;                         |altsyncram_3c71:auto_generated|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated                  ; altsyncram_3c71                                                              ; work                             ;
;             |avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a                                                                                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module            ; avs_hram_converter_TEST_advanced ;
;                |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                               ; altsyncram                                                                   ; work                             ;
;                   |altsyncram_8ic1:auto_generated|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_8ic1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8ic1                                                              ; work                             ;
;             |avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b                                                                                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b_module            ; avs_hram_converter_TEST_advanced ;
;                |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                               ; altsyncram                                                                   ; work                             ;
;                   |altsyncram_8ic1:auto_generated|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_8ic1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8ic1                                                              ; work                             ;
;       |avs_hram_converter_TEST_advanced_switches:switches|                                                                                                                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_switches:switches                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; avs_hram_converter_TEST_advanced_switches                                    ; avs_hram_converter_TEST_advanced ;
;       |avs_hram_converter_test_advanced_rst_controller:rst_controller|                                                                                                               ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; avs_hram_converter_test_advanced_rst_controller                              ; avs_hram_converter_test_advanced ;
;          |altera_reset_controller:rst_controller|                                                                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                                                      ; avs_hram_converter_TEST_advanced ;
;       |avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|                                                                                                       ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 7 (0)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; avs_hram_converter_test_advanced_rst_controller_001                          ; avs_hram_converter_test_advanced ;
;          |altera_reset_controller:rst_controller_001|                                                                                                                                ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                                                      ; avs_hram_converter_TEST_advanced ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                                    ; avs_hram_converter_TEST_advanced ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                                                    ; avs_hram_converter_TEST_advanced ;
;    |delayer:pdsreset_generator|                                                                                                                                                      ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 1 (0)            ; |top_level|delayer:pdsreset_generator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; delayer                                                                      ; work                             ;
;       |d_flipflop:\chain_generation:5:chain_dff|                                                                                                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top_level|delayer:pdsreset_generator|d_flipflop:\chain_generation:5:chain_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; d_flipflop                                                                   ; work                             ;
;       |d_flipflop:\chain_generation:9:chain_dff|                                                                                                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|delayer:pdsreset_generator|d_flipflop:\chain_generation:9:chain_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; d_flipflop                                                                   ; work                             ;
;    |delayer:switch0_generator|                                                                                                                                                       ; 18 (0)      ; 8 (0)                     ; 0 (0)         ; 89          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 7 (0)            ; |top_level|delayer:switch0_generator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; delayer                                                                      ; work                             ;
;       |d_flipflop:\chain_generation:4:chain_dff|                                                                                                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top_level|delayer:switch0_generator|d_flipflop:\chain_generation:4:chain_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; d_flipflop                                                                   ; work                             ;
;       |d_flipflop:\chain_generation:9:chain_dff|                                                                                                                                     ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 89          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |top_level|delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; d_flipflop                                                                   ; work                             ;
;          |altshift_taps:dout_rtl_0|                                                                                                                                                  ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 89          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |top_level|delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altshift_taps                                                                ; work                             ;
;             |shift_taps_66m:auto_generated|                                                                                                                                          ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 89          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |top_level|delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                             ; shift_taps_66m                                                               ; work                             ;
;                |altsyncram_le81:altsyncram2|                                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 89          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|altsyncram_le81:altsyncram2                                                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_le81                                                              ; work                             ;
;                |cntr_2rf:cntr1|                                                                                                                                                      ; 17 (15)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (8)       ; 0 (0)             ; 7 (7)            ; |top_level|delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|cntr_2rf:cntr1                                                                                                                                                                                                                                                                                                                                                                                                                              ; cntr_2rf                                                                     ; work                             ;
;                   |cmpr_mgc:cmpr4|                                                                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|cntr_2rf:cntr1|cmpr_mgc:cmpr4                                                                                                                                                                                                                                                                                                                                                                                                               ; cmpr_mgc                                                                     ; work                             ;
;    |delayer:switch1_generator|                                                                                                                                                       ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; |top_level|delayer:switch1_generator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; delayer                                                                      ; work                             ;
;       |d_flipflop:\chain_generation:3:chain_dff|                                                                                                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top_level|delayer:switch1_generator|d_flipflop:\chain_generation:3:chain_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; d_flipflop                                                                   ; work                             ;
;       |d_flipflop:\chain_generation:8:chain_dff|                                                                                                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top_level|delayer:switch1_generator|d_flipflop:\chain_generation:8:chain_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; d_flipflop                                                                   ; work                             ;
;    |delayer:switch2_generator|                                                                                                                                                       ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; |top_level|delayer:switch2_generator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; delayer                                                                      ; work                             ;
;       |d_flipflop:\chain_generation:2:chain_dff|                                                                                                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top_level|delayer:switch2_generator|d_flipflop:\chain_generation:2:chain_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; d_flipflop                                                                   ; work                             ;
;       |d_flipflop:\chain_generation:7:chain_dff|                                                                                                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top_level|delayer:switch2_generator|d_flipflop:\chain_generation:7:chain_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; d_flipflop                                                                   ; work                             ;
;    |delayer:switch3_generator|                                                                                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top_level|delayer:switch3_generator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; delayer                                                                      ; work                             ;
;       |d_flipflop:\chain_generation:1:chain_dff|                                                                                                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top_level|delayer:switch3_generator|d_flipflop:\chain_generation:1:chain_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; d_flipflop                                                                   ; work                             ;
;       |d_flipflop:\chain_generation:6:chain_dff|                                                                                                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top_level|delayer:switch3_generator|d_flipflop:\chain_generation:6:chain_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; d_flipflop                                                                   ; work                             ;
;       |d_flipflop:entry_dff|                                                                                                                                                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_level|delayer:switch3_generator|d_flipflop:entry_dff                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; d_flipflop                                                                   ; work                             ;
;    |pll:pll_inst|                                                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|pll:pll_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; pll                                                                          ; work                             ;
;       |altpll:altpll_component|                                                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altpll                                                                       ; work                             ;
;          |pll_altpll:auto_generated|                                                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; pll_altpll                                                                   ; work                             ;
;    |pzdyqx:nabboc|                                                                                                                                                                   ; 129 (0)     ; 75 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 8 (0)             ; 67 (0)           ; |top_level|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; pzdyqx                                                                       ; work                             ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                                                 ; 129 (14)    ; 75 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (4)       ; 8 (1)             ; 67 (9)           ; |top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; pzdyqx_impl                                                                  ; work                             ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                                                             ; 59 (29)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (21)      ; 6 (6)             ; 22 (2)           ; |top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; GHVD5181                                                                     ; work                             ;
;             |LQYT7093:MBPH5020|                                                                                                                                                      ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LQYT7093                                                                     ; work                             ;
;          |KIFI3548:TPOO7242|                                                                                                                                                         ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; KIFI3548                                                                     ; work                             ;
;          |LQYT7093:LRYQ7721|                                                                                                                                                         ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 13 (13)          ; |top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LQYT7093                                                                     ; work                             ;
;          |LQYT7093:\JKWY9152:RUGG7005|                                                                                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:\JKWY9152:RUGG7005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LQYT7093                                                                     ; work                             ;
;          |PUDL0439:ESUL0435|                                                                                                                                                         ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PUDL0439                                                                     ; work                             ;
;    |sld_hub:auto_hub|                                                                                                                                                                ; 160 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (1)       ; 16 (0)            ; 69 (0)           ; |top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                                                      ; altera_sld                       ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                                              ; 159 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (0)       ; 16 (0)            ; 69 (0)           ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                                                  ; altera_sld                       ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                                        ; 159 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (0)       ; 16 (0)            ; 69 (0)           ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                   ; alt_sld_fab                                                                  ; alt_sld_fab                      ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                                    ; 159 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (1)       ; 16 (4)            ; 69 (0)           ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                                                      ; alt_sld_fab                      ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                                         ; 154 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (0)       ; 12 (0)            ; 69 (0)           ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric                                            ; alt_sld_fab                      ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                                     ; 154 (111)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (58)      ; 12 (10)           ; 69 (44)          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                      ; sld_jtag_hub                                                                 ; work                             ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                                       ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                              ; sld_rom_sr                                                                   ; work                             ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                                     ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                            ; sld_shadow_jsm                                                               ; altera_sld                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; slowClk     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hBusCk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hBusnCk     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hBusCs      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hBusRst     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mcuSpiCk    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; mcuSpiCs    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; mcuUartTx   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; mcuUartRx   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mcuI2cScl   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; leds[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hBusD[0]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; hBusD[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; hBusD[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; hBusD[3]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; hBusD[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; hBusD[5]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; hBusD[6]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; hBusD[7]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; hBusRwds    ; Bidir    ; (6) 1314 ps   ; (5) 1127 ps   ; --                    ; --  ; --   ;
; mcuSpiIo[0] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; mcuSpiIo[1] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; mcuSpiIo[2] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; mcuSpiIo[3] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; mcuI2cSda   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[0]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[1]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[2]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[3]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[4]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[5]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[6]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[7]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[8]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[9]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[10] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[11] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[12] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[13] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[14] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[15] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[16] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[17] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[18] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[19] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[20] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[21] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[22] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[23] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[24] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[25] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[26] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[27] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[28] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[29] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[30] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[31] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; reset       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; mainClk     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                       ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; slowClk                                                                                                                                                                                                                                                                   ;                   ;         ;
; mcuSpiCk                                                                                                                                                                                                                                                                  ;                   ;         ;
; mcuSpiCs                                                                                                                                                                                                                                                                  ;                   ;         ;
; mcuUartTx                                                                                                                                                                                                                                                                 ;                   ;         ;
; mcuI2cScl                                                                                                                                                                                                                                                                 ;                   ;         ;
; hBusD[0]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout~4        ; 1                 ; 6       ;
; hBusD[1]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout~3        ; 0                 ; 6       ;
; hBusD[2]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout~2        ; 0                 ; 6       ;
; hBusD[3]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout~1        ; 0                 ; 6       ;
; hBusD[4]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout~7        ; 0                 ; 6       ;
; hBusD[5]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout~6        ; 0                 ; 6       ;
; hBusD[6]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout~5        ; 0                 ; 6       ;
; hBusD[7]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout~0        ; 0                 ; 6       ;
; hBusRwds                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:rwds_tracker|dout~0                                                             ; 0                 ; 6       ;
;      - avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4|dout~0 ; 1                 ; 5       ;
; mcuSpiIo[0]                                                                                                                                                                                                                                                               ;                   ;         ;
; mcuSpiIo[1]                                                                                                                                                                                                                                                               ;                   ;         ;
; mcuSpiIo[2]                                                                                                                                                                                                                                                               ;                   ;         ;
; mcuSpiIo[3]                                                                                                                                                                                                                                                               ;                   ;         ;
; mcuI2cSda                                                                                                                                                                                                                                                                 ;                   ;         ;
; lsasBus[0]                                                                                                                                                                                                                                                                ;                   ;         ;
; lsasBus[1]                                                                                                                                                                                                                                                                ;                   ;         ;
; lsasBus[2]                                                                                                                                                                                                                                                                ;                   ;         ;
; lsasBus[3]                                                                                                                                                                                                                                                                ;                   ;         ;
; lsasBus[4]                                                                                                                                                                                                                                                                ;                   ;         ;
; lsasBus[5]                                                                                                                                                                                                                                                                ;                   ;         ;
; lsasBus[6]                                                                                                                                                                                                                                                                ;                   ;         ;
; lsasBus[7]                                                                                                                                                                                                                                                                ;                   ;         ;
; lsasBus[8]                                                                                                                                                                                                                                                                ;                   ;         ;
; lsasBus[9]                                                                                                                                                                                                                                                                ;                   ;         ;
; lsasBus[10]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[11]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[12]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[13]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[14]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[15]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[16]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[17]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[18]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[19]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[20]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[21]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[22]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[23]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[24]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[25]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[26]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[27]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[28]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[29]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[30]                                                                                                                                                                                                                                                               ;                   ;         ;
; lsasBus[31]                                                                                                                                                                                                                                                               ;                   ;         ;
; reset                                                                                                                                                                                                                                                                     ;                   ;         ;
; mainClk                                                                                                                                                                                                                                                                   ;                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Location           ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X1_Y17_N0     ; 161     ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X1_Y17_N0     ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                   ; FF_X29_Y6_N1       ; 52      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr12                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y5_N16  ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr12~0                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X26_Y5_N22  ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr13~1                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X34_Y5_N24  ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr15                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X27_Y4_N22  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|WideOr21~1                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X27_Y4_N16  ; 8       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.restore_burst                                                                                                                                                                                                                                                                                                                                     ; FF_X26_Y5_N7       ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.stop_burst_1                                                                                                                                                                                                                                                                                                                                      ; FF_X26_Y5_N11      ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|system_clear_n                                                                                                                                                                                                                                                                               ; FF_X28_Y3_N27      ; 108     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[0]~1                                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y3_N0   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[4]~0                                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y3_N10  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out                                                                                                                                                                                                                                                                 ; FF_X28_Y1_N15      ; 78      ; Clock                                              ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:hCKen_pipe|dout                                                                                                                                                                                                                                                                                                                                      ; FF_X28_Y4_N17      ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                        ; PLL_4              ; 126     ; Clock                                              ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|busy                                                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y6_N28  ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                                                                                                                                                                                                                                                                            ; FF_X28_Y6_N3       ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                                                                                                                                                                                                                                                                   ; FF_X28_Y6_N25      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|_~1                                                                                                                                                                                                           ; LCCOMB_X34_Y5_N28  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|decoder_2bit:dec|Mux2~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X29_Y6_N14  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|decoder_2bit:dec|Mux2~1                                                                                                                                                                                                                                                                                       ; LCCOMB_X29_Y6_N18  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|decoder_2bit:dec|Mux2~2                                                                                                                                                                                                                                                                                       ; LCCOMB_X29_Y6_N22  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|din00_enable                                                                                                                                                                                                                                                                                                  ; LCCOMB_X29_Y6_N4   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|effective_burstlen_cnt_clear~0                                                                                                                                                                                                                                                                                ; LCCOMB_X28_Y6_N8   ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y9_N28  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                               ; FF_X28_Y8_N7       ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X27_Y8_N18  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X30_Y14_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                                          ; FF_X30_Y14_N25     ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X28_Y13_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                                                                           ; FF_X27_Y14_N29     ; 31      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avs_hram_converter_avalon_slave_agent|comb~0                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y8_N24  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avs_hram_converter_avalon_slave_agent|rp_valid                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X28_Y8_N28  ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_ocrom_s1_agent|comb~0                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y14_N30 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_ocrom_s1_agent|rp_valid                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X30_Y14_N2  ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|save_dest_id~2                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y9_N14  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X27_Y14_N26 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y14_N2  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|byteen_reg[1]~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y7_N0   ; 51      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                                         ; FF_X27_Y8_N21      ; 87      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg~1                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y14_N2  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                                                    ; FF_X31_Y14_N31     ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X27_Y10_N0  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y10_N20 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_rd_addr_cnt[3]~0                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y10_N8  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y10_N4  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X18_Y10_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y9_N24  ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y9_N28  ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_wr_data_cnt[3]~0                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y9_N16  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                                                                                             ; FF_X20_Y11_N27     ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X20_Y11_N13     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X25_Y19_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X23_Y13_N29     ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X23_Y13_N7      ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X21_Y10_N15     ; 778     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y10_N10 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y16_N24 ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X21_Y20_N15     ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y18_N16 ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X17_Y18_N13     ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_src2[0]~3                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X20_Y17_N2  ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_src2[16]~1                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y17_N30 ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_src2[5]~2                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X20_Y17_N0  ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X14_Y17_N17     ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y18_N0  ; 132     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y18_N22 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y18_N28 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|M_exc_any~1                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y18_N26 ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|M_refetch~16                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X25_Y18_N2  ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y19_N6  ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X27_Y19_N0  ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a0~0                                                                                                                                                                                                                   ; LCCOMB_X21_Y19_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                               ; FF_X30_Y10_N9      ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk|jxuir                  ; FF_X38_Y15_N27     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X35_Y15_N24 ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X35_Y15_N4  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LCCOMB_X36_Y15_N28 ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X36_Y15_N18 ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X38_Y15_N25     ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25]~32                    ; LCCOMB_X36_Y14_N22 ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[3]~22                     ; LCCOMB_X36_Y17_N2  ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy|virtual_state_sdr~0                                                  ; LCCOMB_X36_Y17_N28 ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy|virtual_state_uir~0                                                  ; LCCOMB_X36_Y17_N4  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break|break_readreg~0                                                                                                                                                ; LCCOMB_X35_Y15_N2  ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|MonDReg[0]~11                                                                                                                                                        ; LCCOMB_X35_Y12_N6  ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                     ; LCCOMB_X32_Y11_N16 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                       ; LCCOMB_X32_Y13_N8  ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_address_offset_field[0]~0                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X25_Y9_N10  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[28]~32                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y9_N18  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y10_N0  ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X20_Y10_N22 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y9_N22  ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X28_Y12_N23     ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|ic_fill_ap_cnt[0]~0                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X29_Y14_N18 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y16_N10 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X28_Y16_N28 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X27_Y14_N22 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X34_Y21_N8  ; 6       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                                                      ; FF_X31_Y16_N17     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                       ; FF_X31_Y16_N1      ; 1430    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; mainClk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_22             ; 19      ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PLL_1              ; 1946    ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X50_Y21_N4  ; 20      ; Clock                                              ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X43_Y28_N17     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X41_Y28_N19     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X41_Y28_N25     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X41_Y31_N19     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X41_Y31_N1      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X35_Y32_N17     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X31_Y32_N19     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X31_Y32_N9      ; 20      ; Clock                                              ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X50_Y21_N23     ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y28_N16 ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|BMIN0175[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X29_Y17_N1      ; 16      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X32_Y18_N0  ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X32_Y18_N22 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X31_Y18_N29     ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X32_Y18_N17     ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X32_Y18_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N4  ; 14      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X31_Y18_N28 ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X32_Y18_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_24             ; 1       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                ; FF_X34_Y19_N15     ; 20      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                                                                                                                     ; LCCOMB_X35_Y18_N28 ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                                                                                       ; LCCOMB_X35_Y18_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                                                                                     ; LCCOMB_X37_Y18_N0  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2                                                                                                                                                                                        ; LCCOMB_X36_Y18_N2  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                                                                                                                                                                                                        ; LCCOMB_X32_Y19_N2  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                                                                                                                                                                                                        ; LCCOMB_X32_Y19_N6  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                                                                                                                                                                                                         ; LCCOMB_X35_Y19_N18 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~16                                                                                                                                                                                          ; LCCOMB_X34_Y19_N28 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~19                                                                                                                                                                                          ; LCCOMB_X34_Y18_N24 ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                                                                                                                                                             ; LCCOMB_X32_Y17_N26 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4                                                                                                                                                                                                 ; LCCOMB_X36_Y19_N2  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                                                                                                                                                 ; LCCOMB_X32_Y19_N22 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~19                                                                                                                                                                                  ; LCCOMB_X36_Y20_N12 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~11                                                                                                                                                                             ; LCCOMB_X35_Y20_N16 ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~20                                                                                                                                                                             ; LCCOMB_X35_Y20_N28 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; FF_X32_Y17_N7      ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; FF_X32_Y17_N19     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                     ; FF_X32_Y17_N3      ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; FF_X34_Y19_N9      ; 47      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                              ; LCCOMB_X32_Y17_N20 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                    ; FF_X31_Y17_N17     ; 28      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X36_Y18_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                   ; JTAG_X1_Y17_N0    ; 161     ; 0                                    ; Global Clock         ; GCLK0            ; --                                                                                                                                                                                                 ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk ; CLKCTRL_G13       ; 2       ; 0                                    ; Global Clock         ; GCLK13           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:hCKen_pipe|dout ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out                                                                                                                                                                                        ; FF_X28_Y1_N15     ; 78      ; 0                                    ; Global Clock         ; GCLK15           ; --                                                                                                                                                                                                 ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                               ; PLL_4             ; 126     ; 0                                    ; Global Clock         ; GCLK18           ; --                                                                                                                                                                                                 ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X34_Y21_N8 ; 6       ; 0                                    ; Global Clock         ; GCLK8            ; --                                                                                                                                                                                                 ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                              ; FF_X31_Y16_N1     ; 1430    ; 0                                    ; Global Clock         ; GCLK5            ; --                                                                                                                                                                                                 ;
; mainClk                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; PIN_22            ; 19      ; 0                                    ; Global Clock         ; GCLK4            ; --                                                                                                                                                                                                 ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                                                                                                ; PLL_1             ; 1946    ; 0                                    ; Global Clock         ; GCLK3            ; --                                                                                                                                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X50_Y21_N4 ; 20      ; 0                                    ; Global Clock         ; GCLK9            ; --                                                                                                                                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                                                                            ; FF_X31_Y32_N9     ; 20      ; 0                                    ; Global Clock         ; GCLK10           ; --                                                                                                                                                                                                 ;
; reset                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_24            ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                         ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_stall ; 778     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                                                                                                                                      ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 11           ; 3            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 33    ; 3                           ; 11                          ; 3                           ; 11                          ; 33                  ; 1    ; None                                                                                                                                                                     ; M9K_X33_Y5_N0                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom|altsyncram:the_altsyncram|altsyncram_klu1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; Single Clock ; 2048         ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 2048                        ; 16                          ; --                          ; --                          ; 32768               ; 4    ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/SBT_workspace/avs_hram_converter_TEST_advanced/mem_init/avs_hram_converter_TEST_advanced_instruction_OCROM.hex ; M9K_X33_Y14_N0, M9K_X33_Y13_N0, M9K_X33_Y12_N0, M9K_X33_Y11_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_27d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None                                                                                                                                                                     ; M9K_X22_Y20_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                                                                                                                                                                     ; M9K_X22_Y11_N0, M9K_X22_Y10_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None                                                                                                                                                                     ; M9K_X22_Y8_N0                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                                                                                                                                                                     ; M9K_X22_Y12_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                                                                                                                                                                     ; M9K_X22_Y18_N0, M9K_X22_Y19_N0, M9K_X33_Y19_N0, M9K_X22_Y17_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_a7d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 9            ; 128          ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 1152  ; 128                         ; 9                           ; 128                         ; 9                           ; 1152                ; 1    ; None                                                                                                                                                                     ; M9K_X33_Y16_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                                                                                                                                                                     ; M9K_X33_Y10_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_8ic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                                                                                                                                     ; M9K_X22_Y15_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_8ic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                                                                                                                                     ; M9K_X22_Y16_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|altsyncram_le81:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 89           ; 1            ; 89           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 89    ; 89                          ; 1                           ; 89                          ; 1                           ; 89                  ; 1    ; None                                                                                                                                                                     ; M9K_X33_Y22_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom|altsyncram:the_altsyncram|altsyncram_klu1:auto_generated|ALTSYNCRAM                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000010100) (24) (20) (14)    ;(0000000010000100) (204) (132) (84)   ;(0100100000111010) (44072) (18490) (483A)   ;(0001000000000001) (10001) (4097) (1001)   ;(1111100000000100) (174004) (63492) (F804)   ;(0001000010111111) (10277) (4287) (10BF)   ;(1111110100010110) (176426) (64790) (FD16)   ;(0000000010111111) (277) (191) (BF)   ;
;8;(0000000000110100) (64) (52) (34)    ;(0000000001000000) (100) (64) (40)   ;(0000100000010100) (4024) (2068) (814)   ;(0000100001000000) (4100) (2112) (840)   ;(0110100000111010) (64072) (26682) (683A)   ;(0000100000000000) (4000) (2048) (800)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;16;(0000000000010100) (24) (20) (14)    ;(0000000010000010) (202) (130) (82)   ;(0000000000110011) (63) (51) (33)   ;(0001000000000000) (10000) (4096) (1000)   ;(1111100000000100) (174004) (63492) (F804)   ;(0001000010111111) (10277) (4287) (10BF)   ;(1111110100010110) (176426) (64790) (FD16)   ;(0000000010111111) (277) (191) (BF)   ;
;24;(1000000000110100) (100064) (32820) (8034)    ;(0000011011000000) (3300) (1728) (6C0)   ;(0000000000010100) (24) (20) (14)   ;(1101111011000000) (157300) (57024) (DEC0)   ;(0100000000110100) (40064) (16436) (4034)   ;(0000011010000000) (3200) (1664) (680)   ;(0000000000010100) (24) (20) (14)   ;(1101011010100000) (153240) (54944) (D6A0)   ;
;32;(0100000000110100) (40064) (16436) (4034)    ;(0000000010000000) (200) (128) (80)   ;(0000000000010100) (24) (20) (14)   ;(0001000010000000) (10200) (4224) (1080)   ;(0100000000110100) (40064) (16436) (4034)   ;(0000000011000000) (300) (192) (C0)   ;(0000001100010100) (1424) (788) (314)   ;(0001100011000000) (14300) (6336) (18C0)   ;
;40;(0000001100100110) (1446) (806) (326)    ;(0001000011000000) (10300) (4288) (10C0)   ;(0000000000010101) (25) (21) (15)   ;(0001000000000000) (10000) (4096) (1000)   ;(0000000100000100) (404) (260) (104)   ;(0001000010000000) (10200) (4224) (1080)   ;(1111110100110110) (176466) (64822) (FD36)   ;(0001000011111111) (10377) (4351) (10FF)   ;
;48;(0000011110000000) (3600) (1920) (780)    ;(0000000000000000) (0) (0) (00)   ;(0000111111000000) (7700) (4032) (FC0)   ;(0000000000000000) (0) (0) (00)   ;(1111111100000110) (177406) (65286) (FF06)   ;(0000000000111111) (77) (63) (3F)   ;(0000010000110111) (2067) (1079) (437)   ;(0000000010001000) (210) (136) (88)   ;
;56;(0000000000110101) (65) (53) (35)    ;(0000000010001000) (210) (136) (88)   ;(1111110100000110) (176406) (64774) (FD06)   ;(0000000000111111) (77) (63) (3F)   ;(1111111100000100) (177404) (65284) (FF04)   ;(1101111011111111) (157377) (57087) (DEFF)   ;(0100000000110100) (40064) (16436) (4034)   ;(0000000100000000) (400) (256) (100)   ;
;64;(0000000000110100) (64) (52) (34)    ;(0000000101000000) (500) (320) (140)   ;(0000000000010101) (25) (21) (15)   ;(1101111111000000) (157700) (57280) (DFC0)   ;(0000000000000100) (4) (4) (04)   ;(0010000100000000) (20400) (8448) (2100)   ;(0111111100000100) (77404) (32516) (7F04)   ;(0010100101000000) (24500) (10560) (2940)   ;
;72;(0000010000100110) (2046) (1062) (426)    ;(0010000101000000) (20500) (8512) (2140)   ;(0100000000110100) (40064) (16436) (4034)   ;(0000000110000000) (600) (384) (180)   ;(0000000000000100) (4) (4) (04)   ;(0011000110000000) (30600) (12672) (3180)   ;(1100100000111010) (144072) (51258) (C83A)   ;(0011000100001101) (30415) (12557) (310D)   ;
;80;(0001110101000000) (16500) (7488) (1D40)    ;(0000000000000000) (0) (0) (00)   ;(0000000000110100) (64) (52) (34)   ;(0000000100000000) (400) (256) (100)   ;(0000000000110100) (64) (52) (34)   ;(0000000101000000) (500) (320) (140)   ;(0000100000000100) (4004) (2052) (804)   ;(0010000100000000) (20400) (8448) (2100)   ;
;88;(0000100000000100) (4004) (2052) (804)    ;(0010100101000000) (24500) (10560) (2940)   ;(0000010000100110) (2046) (1062) (426)   ;(0010000101000000) (20500) (8512) (2140)   ;(0000000000110100) (64) (52) (34)   ;(0000000110000000) (600) (384) (180)   ;(0000100000000100) (4004) (2052) (804)   ;(0011000110000000) (30600) (12672) (3180)   ;
;96;(1100100000111010) (144072) (51258) (C83A)    ;(0011000100001101) (30415) (12557) (310D)   ;(0001110101000000) (16500) (7488) (1D40)   ;(0000000000000000) (0) (0) (00)   ;(0100000000110100) (40064) (16436) (4034)   ;(0000000100000000) (400) (256) (100)   ;(0000000000110100) (64) (52) (34)   ;(0000000101000000) (500) (320) (140)   ;
;104;(0000000000000100) (4) (4) (04)    ;(0010000100000000) (20400) (8448) (2100)   ;(0111111100000100) (77404) (32516) (7F04)   ;(0010100101000000) (24500) (10560) (2940)   ;(0000010000100110) (2046) (1062) (426)   ;(0010000101000000) (20500) (8512) (2140)   ;(0100000000110100) (40064) (16436) (4034)   ;(0000000110000000) (600) (384) (180)   ;
;112;(0000000000000100) (4) (4) (04)    ;(0011000110000000) (30600) (12672) (3180)   ;(1100100000111010) (144072) (51258) (C83A)   ;(0011000100001101) (30415) (12557) (310D)   ;(0001110101000000) (16500) (7488) (1D40)   ;(0000000000000000) (0) (0) (00)   ;(0001010011000000) (12300) (5312) (14C0)   ;(0000000000000000) (0) (0) (00)   ;
;120;(0000000000010111) (27) (23) (17)    ;(1101111111000000) (157700) (57280) (DFC0)   ;(0000000100000100) (404) (260) (104)   ;(1101111011000000) (157300) (57024) (DEC0)   ;(0001011001000001) (13101) (5697) (1641)   ;(0000000000000000) (0) (0) (00)   ;(1111111100000100) (177404) (65284) (FF04)   ;(1101111011111111) (157377) (57087) (DEFF)   ;
;128;(1000100000111010) (104072) (34874) (883A)    ;(0000000000001001) (11) (9) (09)   ;(0000000000010101) (25) (21) (15)   ;(1101111111000000) (157700) (57280) (DFC0)   ;(0001001010000000) (11200) (4736) (1280)   ;(0000000000000000) (0) (0) (00)   ;(0001010010000000) (12200) (5248) (1480)   ;(0000000000000000) (0) (0) (00)   ;
;136;(0000000000010111) (27) (23) (17)    ;(1101000110100000) (150640) (53664) (D1A0)   ;(0000000100010111) (427) (279) (117)   ;(1101000101100000) (150540) (53600) (D160)   ;(0000001000010111) (1027) (535) (217)   ;(1101000100100000) (150440) (53536) (D120)   ;(0000000000010111) (27) (23) (17)   ;(1101111111000000) (157700) (57280) (DFC0)   ;
;144;(0000000100000100) (404) (260) (104)    ;(1101111011000000) (157300) (57024) (DEC0)   ;(0000011011000001) (3301) (1729) (6C1)   ;(0000000000000000) (0) (0) (00)   ;(1111111100000100) (177404) (65284) (FF04)   ;(1101111011111111) (157377) (57087) (DEFF)   ;(0000000000010101) (25) (21) (15)   ;(1101111111000000) (157700) (57280) (DFC0)   ;
;152;(0001011100000000) (13400) (5888) (1700)    ;(0000000000000000) (0) (0) (00)   ;(0000000001000100) (104) (68) (44)   ;(0000000010000000) (200) (128) (80)   ;(0111000000111010) (70072) (28730) (703A)   ;(0001000000000001) (10001) (4097) (1001)   ;(0000000000010111) (27) (23) (17)   ;(1101111111000000) (157700) (57280) (DFC0)   ;
;160;(0000000100000100) (404) (260) (104)    ;(1101111011000000) (157300) (57024) (DEC0)   ;(0010100000111010) (24072) (10298) (283A)   ;(1111100000000000) (174000) (63488) (F800)   ;(0010100000111010) (24072) (10298) (283A)   ;(1111100000000000) (174000) (63488) (F800)   ;(1000100000111010) (104072) (34874) (883A)   ;(0000000000000101) (5) (5) (05)   ;
;168;(0000000000111011) (73) (59) (3B)    ;(0001000000000000) (10000) (4096) (1000)   ;(0000100000000100) (4004) (2052) (804)   ;(0001000010000000) (10200) (4224) (1080)   ;(0000000000011000) (30) (24) (18)   ;(0001000011000010) (10302) (4290) (10C2)   ;(1111110000011110) (176036) (64542) (FC1E)   ;(0001100000111111) (14077) (6207) (183F)   ;
;176;(0010100000111010) (24072) (10298) (283A)    ;(1111100000000000) (174000) (63488) (F800)   ;(0000000000000100) (4) (4) (04)   ;(0000000101000100) (504) (324) (144)   ;(1000100000111010) (104072) (34874) (883A)   ;(0000000000001001) (11) (9) (09)   ;(0001011110000001) (13601) (6017) (1781)   ;(0000000000000000) (0) (0) (00)   ;
;184;(0111000011111010) (70372) (28922) (70FA)    ;(0000000000000001) (1) (1) (01)   ;(0010100000111010) (24072) (10298) (283A)   ;(1111100000000000) (174000) (63488) (F800)   ;(0000000001110000) (160) (112) (70)   ;(0010100010000100) (24204) (10372) (2884)   ;(0000000100011110) (436) (286) (11E)   ;(0001000000000000) (10000) (4096) (1000)   ;
;192;(0000000000000100) (4) (4) (04)    ;(0000000101000100) (504) (324) (144)   ;(1000100000111010) (104072) (34874) (883A)   ;(0010000101001011) (20513) (8523) (214B)   ;(1000100000111010) (104072) (34874) (883A)   ;(0010000000000101) (20005) (8197) (2005)   ;(0000110000110110) (6066) (3126) (C36)   ;(0001000101000000) (10500) (4416) (1140)   ;
;200;(0000011111001100) (3714) (1996) (7CC)    ;(0010000010000000) (20200) (8320) (2080)   ;(0000100000100110) (4046) (2086) (826)   ;(0001000000000000) (10000) (4096) (1000)   ;(1111100001000100) (174104) (63556) (F844)   ;(0010000010111111) (20277) (8383) (20BF)   ;(0000101100110110) (5466) (2870) (B36)   ;(0010100010000000) (24200) (10368) (2880)   ;
;208;(1100100000111010) (144072) (51258) (C83A)    ;(0010100100001011) (24413) (10507) (290B)   ;(0000011111000100) (3704) (1988) (7C4)   ;(0010100101000000) (24500) (10560) (2940)   ;(1101000101111010) (150572) (53626) (D17A)   ;(0010100000001010) (24012) (10250) (280A)   ;(1001000101111010) (110572) (37242) (917A)   ;(0010100000001010) (24012) (10250) (280A)   ;
;216;(1000100000111010) (104072) (34874) (883A)    ;(0010000101001001) (20511) (8521) (2149)   ;(0110000000111010) (60072) (24634) (603A)   ;(0010000000000000) (20000) (8192) (2000)   ;(0010000000111010) (20072) (8250) (203A)   ;(0000000000000000) (0) (0) (00)   ;(0010100000111010) (24072) (10298) (283A)   ;(1111100000000000) (174000) (63488) (F800)   ;
;224;(0110000000111010) (60072) (24634) (603A)    ;(0001000000000000) (10000) (4096) (1000)   ;(0000100000000100) (4004) (2052) (804)   ;(0001000010000000) (10200) (4224) (1080)   ;(1111000000000110) (170006) (61446) (F006)   ;(0000000000111111) (77) (63) (3F)   ;(1000100000111010) (104072) (34874) (883A)   ;(0000000000001011) (13) (11) (0B)   ;
;232;(1111011100000110) (173406) (63238) (F706)    ;(0000000000111111) (77) (63) (3F)   ;(1000100000111010) (104072) (34874) (883A)   ;(0010000000000101) (20005) (8197) (2005)   ;(1000100000111010) (104072) (34874) (883A)   ;(0000000000000111) (7) (7) (07)   ;(0000000100011110) (436) (286) (11E)   ;(0011000011000000) (30300) (12480) (30C0)   ;
;240;(0010100000111010) (24072) (10298) (283A)    ;(1111100000000000) (174000) (63488) (F800)   ;(1000100000111010) (104072) (34874) (883A)   ;(0010100011001111) (24317) (10447) (28CF)   ;(0000000000000011) (3) (3) (03)   ;(0011100111000000) (34700) (14784) (39C0)   ;(1000100000111010) (104072) (34874) (883A)   ;(0001000011001001) (10311) (4297) (10C9)   ;
;248;(0000000001000100) (104) (68) (44)    ;(0001100011000000) (14300) (6336) (18C0)   ;(0000000000000101) (5) (5) (05)   ;(0010000111000000) (20700) (8640) (21C0)   ;(1111100000000110) (174006) (63494) (F806)   ;(0000000000111111) (77) (63) (3F)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;256;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;264;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;272;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;280;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;288;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;296;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;304;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;312;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;320;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;328;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;336;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;344;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;352;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;360;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;368;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;376;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;384;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;392;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;400;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;408;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;416;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;424;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;432;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;440;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;448;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;456;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;464;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;472;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;480;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;488;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;496;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;504;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;512;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;520;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;528;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;536;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;544;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;552;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;560;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;568;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;576;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;584;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;592;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;600;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;608;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;616;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;624;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;632;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;640;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;648;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;656;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;664;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;672;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;680;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;688;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;696;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;704;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;712;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;720;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;728;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;736;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;744;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;752;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;760;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;768;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;776;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;784;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;792;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;800;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;808;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;816;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;824;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;832;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;840;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;848;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;856;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;864;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;872;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;880;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;888;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;896;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;904;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;912;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;920;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;928;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;936;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;944;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;952;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;960;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;968;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;976;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;984;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;992;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1000;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1008;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1016;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1024;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1032;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1040;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1048;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1056;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1064;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1072;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1080;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1088;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1096;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1104;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1112;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1120;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1128;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1136;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1144;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1152;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1160;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1168;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1176;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1184;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1192;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1200;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1208;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1216;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1224;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1232;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1240;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1248;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1256;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1264;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1272;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1280;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1288;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1296;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1304;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1312;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1320;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1328;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1336;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1344;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1352;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1360;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1368;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1376;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1384;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1392;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1400;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1408;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1416;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1424;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1432;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1440;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1448;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1456;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1464;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1472;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1480;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1488;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1496;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1504;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1512;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1520;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1528;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1536;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1544;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1552;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1560;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1568;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1576;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1584;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1592;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1600;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1608;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1616;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1624;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1632;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1640;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1648;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1656;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1664;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1672;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1680;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1688;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1696;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1704;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1712;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1720;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1728;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1736;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1744;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1752;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1760;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1768;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1776;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1784;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1792;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1800;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1808;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1816;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1824;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1832;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1840;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1848;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1856;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1864;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1872;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1880;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1888;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1896;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1904;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1912;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1920;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1928;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1936;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1944;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1952;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1960;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1968;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1976;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1984;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1992;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2000;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2008;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2016;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2024;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2032;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2040;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1               ;                            ; DSPMULT_X13_Y15_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_cp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X13_Y13_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_c011:auto_generated|mac_mult1               ;                            ; DSPMULT_X13_Y12_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 5,633 / 71,559 ( 8 % ) ;
; C16 interconnects     ; 19 / 2,597 ( < 1 % )   ;
; C4 interconnects      ; 3,116 / 46,848 ( 7 % ) ;
; Direct links          ; 724 / 71,559 ( 1 % )   ;
; Global clocks         ; 11 / 20 ( 55 % )       ;
; Local interconnects   ; 1,838 / 24,624 ( 7 % ) ;
; R24 interconnects     ; 46 / 2,496 ( 2 % )     ;
; R4 interconnects      ; 4,137 / 62,424 ( 7 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.76) ; Number of LABs  (Total = 293) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 22                            ;
; 2                                           ; 5                             ;
; 3                                           ; 9                             ;
; 4                                           ; 4                             ;
; 5                                           ; 2                             ;
; 6                                           ; 3                             ;
; 7                                           ; 6                             ;
; 8                                           ; 7                             ;
; 9                                           ; 1                             ;
; 10                                          ; 6                             ;
; 11                                          ; 4                             ;
; 12                                          ; 14                            ;
; 13                                          ; 15                            ;
; 14                                          ; 14                            ;
; 15                                          ; 31                            ;
; 16                                          ; 150                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.42) ; Number of LABs  (Total = 293) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 192                           ;
; 1 Clock                            ; 259                           ;
; 1 Clock enable                     ; 137                           ;
; 1 Sync. clear                      ; 17                            ;
; 1 Sync. load                       ; 37                            ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 51                            ;
; 2 Clocks                           ; 13                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.28) ; Number of LABs  (Total = 293) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 10                            ;
; 2                                            ; 11                            ;
; 3                                            ; 3                             ;
; 4                                            ; 4                             ;
; 5                                            ; 4                             ;
; 6                                            ; 7                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 0                             ;
; 10                                           ; 2                             ;
; 11                                           ; 4                             ;
; 12                                           ; 3                             ;
; 13                                           ; 3                             ;
; 14                                           ; 5                             ;
; 15                                           ; 8                             ;
; 16                                           ; 7                             ;
; 17                                           ; 12                            ;
; 18                                           ; 10                            ;
; 19                                           ; 9                             ;
; 20                                           ; 13                            ;
; 21                                           ; 15                            ;
; 22                                           ; 19                            ;
; 23                                           ; 23                            ;
; 24                                           ; 13                            ;
; 25                                           ; 13                            ;
; 26                                           ; 14                            ;
; 27                                           ; 16                            ;
; 28                                           ; 9                             ;
; 29                                           ; 14                            ;
; 30                                           ; 11                            ;
; 31                                           ; 4                             ;
; 32                                           ; 23                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.71) ; Number of LABs  (Total = 293) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 27                            ;
; 2                                               ; 17                            ;
; 3                                               ; 17                            ;
; 4                                               ; 8                             ;
; 5                                               ; 12                            ;
; 6                                               ; 8                             ;
; 7                                               ; 28                            ;
; 8                                               ; 24                            ;
; 9                                               ; 21                            ;
; 10                                              ; 30                            ;
; 11                                              ; 21                            ;
; 12                                              ; 14                            ;
; 13                                              ; 17                            ;
; 14                                              ; 9                             ;
; 15                                              ; 5                             ;
; 16                                              ; 20                            ;
; 17                                              ; 5                             ;
; 18                                              ; 2                             ;
; 19                                              ; 1                             ;
; 20                                              ; 2                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 2                             ;
; 24                                              ; 1                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.41) ; Number of LABs  (Total = 293) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 5                             ;
; 3                                            ; 13                            ;
; 4                                            ; 12                            ;
; 5                                            ; 8                             ;
; 6                                            ; 7                             ;
; 7                                            ; 7                             ;
; 8                                            ; 6                             ;
; 9                                            ; 11                            ;
; 10                                           ; 6                             ;
; 11                                           ; 7                             ;
; 12                                           ; 18                            ;
; 13                                           ; 7                             ;
; 14                                           ; 10                            ;
; 15                                           ; 13                            ;
; 16                                           ; 12                            ;
; 17                                           ; 6                             ;
; 18                                           ; 9                             ;
; 19                                           ; 13                            ;
; 20                                           ; 11                            ;
; 21                                           ; 10                            ;
; 22                                           ; 14                            ;
; 23                                           ; 9                             ;
; 24                                           ; 7                             ;
; 25                                           ; 10                            ;
; 26                                           ; 10                            ;
; 27                                           ; 6                             ;
; 28                                           ; 4                             ;
; 29                                           ; 4                             ;
; 30                                           ; 7                             ;
; 31                                           ; 3                             ;
; 32                                           ; 3                             ;
; 33                                           ; 1                             ;
; 34                                           ; 3                             ;
; 35                                           ; 4                             ;
; 36                                           ; 3                             ;
; 37                                           ; 3                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 62           ; 62           ; 0            ; 0            ; 66        ; 62           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 38           ; 0            ; 42           ; 52           ; 0            ; 0            ; 52           ; 42           ; 0            ; 0            ; 0            ; 66        ; 66        ; 66        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 66           ; 4            ; 4            ; 66           ; 66           ; 0         ; 4            ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 28           ; 66           ; 24           ; 14           ; 66           ; 66           ; 14           ; 24           ; 66           ; 66           ; 66           ; 0         ; 0         ; 0         ; 66           ; 66           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; slowClk             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hBusCk              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hBusnCk             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hBusCs              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hBusRst             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuSpiCk            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuSpiCs            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuUartTx           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuUartRx           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuI2cScl           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; leds[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; leds[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; leds[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; leds[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; hBusRwds            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuSpiIo[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuSpiIo[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuSpiIo[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuSpiIo[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mcuI2cSda           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[8]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[9]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[10]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[11]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[12]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[13]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[14]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[15]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[16]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[17]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[18]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[19]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[20]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[21]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[22]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[23]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[24]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[25]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[26]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[27]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[28]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[29]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[30]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[31]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; reset               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; mainClk             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; Unreserved               ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; Unreserved               ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk_50MHz       ; clk_50MHz            ; 49.6              ;
; mainClk         ; mainClk              ; 4.5               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                    ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_a7d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.506             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[19]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.506             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.506             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.506             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_a7d1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_a7d1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_a7d1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_a7d1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_a7d1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_a7d1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_a7d1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[28]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[27]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[1]                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                                                                                            ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[15]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[23]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.489             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_27d1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                                                       ; 0.464             ;
; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                                                                                                                                                                                                                        ; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                ; 0.325             ;
; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]                                                                                                                                                                                                                        ; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                ; 0.325             ;
; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                        ; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                ; 0.324             ;
; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                                                                                                                                                                                                                        ; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                ; 0.324             ;
; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                        ; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                ; 0.324             ;
; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                        ; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                ; 0.324             ;
; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]                                                                                                                                                                                                                        ; delayer:switch0_generator|d_flipflop:\chain_generation:9:chain_dff|altshift_taps:dout_rtl_0|shift_taps_66m:auto_generated|altsyncram_le81:altsyncram2|ram_block3a0~portb_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                ; 0.324             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.216             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[16]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.216             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[18]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.212             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[20]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.211             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_st_data[15]                                                                                                                                                                                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                               ; 0.203             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_st_data[15]                                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                               ; 0.203             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_byte_en[1]                                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                               ; 0.203             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_ctrl_st                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                               ; 0.203             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_readdata_d1[15]                                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                               ; 0.203             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                               ; 0.203             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                               ; 0.203             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                               ; 0.203             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[4]                                                                                                                                                                                                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                               ; 0.203             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[3]                                                                                                                                                                                                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                               ; 0.203             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                               ; 0.203             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                               ; 0.203             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_st_data[7]                                                                                                                                                                                                                                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                                                                                                ; 0.185             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_st_data[7]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                                                                                                ; 0.185             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_readdata_d1[7]                                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                                                                                                ; 0.185             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ddf1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                                                                                                ; 0.185             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[13]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.175             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[3]                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a7~porta_datain_reg0                                                                                                                                                                                                                                                                               ; 0.162             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[2]                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a8~porta_datain_reg0                                                                                                                                                                                                                                                                               ; 0.162             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[15]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.159             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.159             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[4]                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a6~porta_datain_reg0                                                                                                                                                                                                                                                                               ; 0.159             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.159             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[7]                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a3~porta_datain_reg0                                                                                                                                                                                                                                                                               ; 0.158             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[9]                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a1~porta_datain_reg0                                                                                                                                                                                                                                                                               ; 0.156             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[10]                                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                                                                                                                                                                                                               ; 0.156             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.156             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[6]                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a4~porta_datain_reg0                                                                                                                                                                                                                                                                               ; 0.156             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|MonDReg[31]     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a31~porta_datain_reg0 ; 0.154             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|writedata[4]                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a4~porta_datain_reg0  ; 0.154             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|MonDReg[4]      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a4~porta_datain_reg0  ; 0.154             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|writedata[31]                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a31~porta_datain_reg0 ; 0.154             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|jtag_ram_access ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a4~porta_datain_reg0  ; 0.154             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[21]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                                                                                                 ; 0.153             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[22]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                                                                                 ; 0.153             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|MonDReg[12]     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a12~porta_datain_reg0 ; 0.152             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|MonDReg[9]      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a9~porta_datain_reg0  ; 0.152             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|writedata[9]                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a9~porta_datain_reg0  ; 0.152             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|writedata[12]                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a12~porta_datain_reg0 ; 0.152             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[8]                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a2~porta_datain_reg0                                                                                                                                                                                                                                                                               ; 0.151             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[0]                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a10~porta_datain_reg0                                                                                                                                                                                                                                                                              ; 0.150             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[5]                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a5~porta_datain_reg0                                                                                                                                                                                                                                                                               ; 0.146             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[11]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.146             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[12]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                                                                                                  ; 0.146             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|dffe3a[0]                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a10~portb_address_reg0                                                                                                                                                                                                                                                                             ; 0.142             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[30]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.142             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                                                                                            ; 0.142             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                                                                                                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a10~porta_address_reg0                                                                                                                                                                                                                                                                             ; 0.138             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                                                                                                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a10~porta_address_reg0                                                                                                                                                                                                                                                                             ; 0.138             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[1]                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a9~porta_datain_reg0                                                                                                                                                                                                                                                                               ; 0.137             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[23]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                                                                                                 ; 0.136             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[24]                                                                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                                                 ; 0.136             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_mem_baddr[7]                                                                                                                                                                                                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_oic1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                                                 ; 0.132             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.131             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[6]                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                                            ; 0.127             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                                                                           ; 0.126             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[15]                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:datain_reg|dout[15]                                                                                                                                                                                                                                                                                                                                                                                      ; 0.120             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[7]                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:datain_reg|dout[7]                                                                                                                                                                                                                                                                                                                                                                                       ; 0.120             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[14]                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:datain_reg|dout[14]                                                                                                                                                                                                                                                                                                                                                                                      ; 0.120             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[13]                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:datain_reg|dout[13]                                                                                                                                                                                                                                                                                                                                                                                      ; 0.120             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[5]                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:datain_reg|dout[5]                                                                                                                                                                                                                                                                                                                                                                                       ; 0.120             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[12]                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:datain_reg|dout[12]                                                                                                                                                                                                                                                                                                                                                                                      ; 0.120             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[4]                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:datain_reg|dout[4]                                                                                                                                                                                                                                                                                                                                                                                       ; 0.120             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[11]                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:datain_reg|dout[11]                                                                                                                                                                                                                                                                                                                                                                                      ; 0.120             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[3]                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:datain_reg|dout[3]                                                                                                                                                                                                                                                                                                                                                                                       ; 0.120             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[2]                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:datain_reg|dout[2]                                                                                                                                                                                                                                                                                                                                                                                       ; 0.120             ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[1]                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:datain_reg|dout[1]                                                                                                                                                                                                                                                                                                                                                                                       ; 0.120             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10CL025YE144C8G for design "hyperram_system"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v Line: 47
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (5000 ps) for avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|wire_pll1_clk[0] port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v Line: 47
Info (15535): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v Line: 47
    Info (15099): Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v Line: 47
Info (15535): Implemented PLL "avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v Line: 47
    Info (15099): Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|wire_pll1_clk[0] port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v Line: 47
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom|altsyncram:the_altsyncram|altsyncram_klu1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL006YE144C8G is compatible
    Info (176445): Device 10CL010YE144C8G is compatible
    Info (176445): Device 10CL016YE144C8G is compatible
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|pll1 and the PLL avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v Line: 81
    Info (176120): The values of the parameter "M" do not match for the PLL atoms avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1 and PLL avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1 is 12
        Info (176121): The value of the parameter "M" for the PLL atom avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|pll1 is 8
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1 and PLL avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1 is 18456
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|pll1 is 12304
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1 and PLL avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1 is 39996
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|pll1 is 26664
Info (15535): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v Line: 47
    Info (15099): Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v Line: 47
Info (15535): Implemented PLL "avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v Line: 47
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (5000 ps) for avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|wire_pll1_clk[0] port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v Line: 47
Info (15535): Implemented PLL "avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v Line: 47
    Info (15099): Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|wire_pll1_clk[0] port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v Line: 47
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'avs_hram_converter_TEST_advanced.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc'
Info (332104): Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc'
Warning (332174): Ignored filter at avs_hram_converter.sdc(5): clk could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 5
Warning (332049): Ignored create_clock at avs_hram_converter.sdc(5): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 5
    Info (332050): create_clock -name {clk} -period 20.000 -waveform { 0.000 10.000 } [get_ports {clk}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 5
Warning (332174): Ignored filter at avs_hram_converter.sdc(11): avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out could not be matched with a register File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 11
Warning (332049): Ignored create_clock at avs_hram_converter.sdc(8): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 8
    Info (332050): create_clock \
  -name {rwdsgen} \
  -period 20.000 \
  [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 8
Warning (332174): Ignored filter at avs_hram_converter.sdc(16): EU|clk_shifter|altpll_component|auto_generated|pll1|inclk[0] could not be matched with a pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 16
Warning (332174): Ignored filter at avs_hram_converter.sdc(19): EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0] could not be matched with a pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 19
Critical Warning (332049): Ignored create_generated_clock at avs_hram_converter.sdc(14): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 14
    Info (332050): create_generated_clock \
    -name {shifted_clock} \
    -source [get_pins {EU|clk_shifter|altpll_component|auto_generated|pll1|inclk[0]}] \
    -phase 90 \
    -duty_cycle 50 \
    [get_pins {EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 14
Warning (332049): Ignored create_generated_clock at avs_hram_converter.sdc(14): Argument -source is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 14
Warning (332174): Ignored filter at avs_hram_converter.sdc(24): EU|pll_x8_inst|altpll_component|auto_generated|pll1|inclk[0] could not be matched with a pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 24
Warning (332174): Ignored filter at avs_hram_converter.sdc(27): EU|pll_x8_inst|altpll_component|auto_generated|pll1|clk[0] could not be matched with a pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 27
Critical Warning (332049): Ignored create_generated_clock at avs_hram_converter.sdc(22): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 22
    Info (332050): create_generated_clock \
    -name {clk_x8} \
    -source [get_pins {EU|pll_x8_inst|altpll_component|auto_generated|pll1|inclk[0]}] \
    -multiply_by 8 \
    -duty_cycle 50 \
    [get_pins {EU|pll_x8_inst|altpll_component|auto_generated|pll1|clk[0]}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 22
Warning (332049): Ignored create_generated_clock at avs_hram_converter.sdc(22): Argument -source is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 22
Warning (332174): Ignored filter at avs_hram_converter.sdc(30): clk, could not be matched with a clock File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 30
Warning (332174): Ignored filter at avs_hram_converter.sdc(30): clk_x8 could not be matched with a clock File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 30
Warning (332174): Ignored filter at avs_hram_converter.sdc(30): rwdsgen could not be matched with a clock File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 30
Warning (332049): Ignored set_clock_groups at avs_hram_converter.sdc(30): Argument -group with value clk, clk_x8 could not match any element of the following types: ( clk ) File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 30
    Info (332050): set_clock_groups -asynchronous -group {clk, clk_x8} -group {rwdsgen} File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 30
Warning (332049): Ignored set_clock_groups at avs_hram_converter.sdc(30): Argument -group with value rwdsgen could not match any element of the following types: ( clk ) File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 30
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at avs_hram_converter.sdc(37): avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|system_clear_n could not be matched with a register File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 37
Warning (332049): Ignored set_multicycle_path at avs_hram_converter.sdc(36): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 36
    Info (332050): set_multicycle_path \
  -from [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|system_clear_n}] \
  -to [all_registers] \
  -setup \
  -end \
  2 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 36
Warning (332049): Ignored set_multicycle_path at avs_hram_converter.sdc(42): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 42
    Info (332050): set_multicycle_path \
  -from [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|system_clear_n}] \
  -to [all_registers] \
  -hold \
  -end \
  2 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 42
Warning (332174): Ignored filter at avs_hram_converter.sdc(51): avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[*] could not be matched with a register File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 51
Warning (332049): Ignored set_multicycle_path at avs_hram_converter.sdc(50): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 50
    Info (332050): set_multicycle_path \
  -from [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[*]}] \
  -to [all_registers] \
  -setup \
  -end \
  2 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 50
Warning (332049): Ignored set_multicycle_path at avs_hram_converter.sdc(56): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 56
    Info (332050): set_multicycle_path \
  -from [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[*]}] \
  -to [all_registers] \
  -hold \
  -end \
  2 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 56
Warning (332174): Ignored filter at avs_hram_converter.sdc(63): avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[*] could not be matched with a register File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 63
Warning (332049): Ignored set_multicycle_path at avs_hram_converter.sdc(62): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 62
    Info (332050): set_multicycle_path \
  -from [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[*]}] \
  -to [all_registers] \
  -setup \
  -end \
  2 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 62
Warning (332049): Ignored set_multicycle_path at avs_hram_converter.sdc(68): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 68
    Info (332050): set_multicycle_path \
  -from [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[*]}] \
  -to [all_registers] \
  -hold \
  -end \
  2 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 68
Warning (332174): Ignored filter at avs_hram_converter.sdc(77): avs_to_hram_converter_CU:CU|present_state.read_wait_0 could not be matched with a register File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 77
Warning (332174): Ignored filter at avs_hram_converter.sdc(78): avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.reset could not be matched with a register File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 78
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(76): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 76
    Info (332050): set_false_path \
    -from [get_registers {avs_to_hram_converter_CU:CU|present_state.read_wait_0}] \
    -to [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.reset}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 76
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(76): Argument <to> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 76
Warning (332174): Ignored filter at avs_hram_converter.sdc(81): avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra could not be matched with a register File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 81
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(79): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 79
    Info (332050): set_false_path \
    -from [get_registers {avs_to_hram_converter_CU:CU|present_state.read_wait_0}] \
    -to [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 79
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(79): Argument <to> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 79
Warning (332174): Ignored filter at avs_hram_converter.sdc(84): avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx could not be matched with a register File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 84
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(82): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 82
    Info (332050): set_false_path \
    -from [get_registers {avs_to_hram_converter_CU:CU|present_state.read_wait_0}] \
    -to [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 82
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(82): Argument <to> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 82
Warning (332174): Ignored filter at avs_hram_converter.sdc(87): avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx could not be matched with a register File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 87
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(85): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 85
    Info (332050): set_false_path \
    -from [get_registers {avs_to_hram_converter_CU:CU|present_state.read_wait_0}] \
    -to [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 85
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(85): Argument <to> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 85
Warning (332174): Ignored filter at avs_hram_converter.sdc(89): avs_to_hram_converter_CU:CU|present_state.read_wait_1 could not be matched with a register File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 89
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(88): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 88
    Info (332050): set_false_path \
    -from [get_registers {avs_to_hram_converter_CU:CU|present_state.read_wait_1}] \
    -to [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.reset}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 88
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(88): Argument <to> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 88
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(91): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 91
    Info (332050): set_false_path \
    -from [get_registers {avs_to_hram_converter_CU:CU|present_state.read_wait_1}] \
    -to [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 91
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(91): Argument <to> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 91
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(94): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 94
    Info (332050): set_false_path \
    -from [get_registers {avs_to_hram_converter_CU:CU|present_state.read_wait_1}] \
    -to [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 94
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(94): Argument <to> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 94
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(97): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 97
    Info (332050): set_false_path \
    -from [get_registers {avs_to_hram_converter_CU:CU|present_state.read_wait_1}] \
    -to [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 97
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(97): Argument <to> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 97
Warning (332174): Ignored filter at avs_hram_converter.sdc(101): avs_to_hram_converter_CU:CU|present_state.read_wait_2 could not be matched with a register File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 101
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(100): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 100
    Info (332050): set_false_path \
    -from [get_registers {avs_to_hram_converter_CU:CU|present_state.read_wait_2}] \
    -to [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.reset}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 100
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(100): Argument <to> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 100
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(103): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 103
    Info (332050): set_false_path \
    -from [get_registers {avs_to_hram_converter_CU:CU|present_state.read_wait_2}] \
    -to [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 103
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(103): Argument <to> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 103
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(106): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 106
    Info (332050): set_false_path \
    -from [get_registers {avs_to_hram_converter_CU:CU|present_state.read_wait_2}] \
    -to [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 106
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(106): Argument <to> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 106
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(109): Argument <from> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 109
    Info (332050): set_false_path \
    -from [get_registers {avs_to_hram_converter_CU:CU|present_state.read_wait_2}] \
    -to [get_registers {avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 109
Warning (332049): Ignored set_false_path at avs_hram_converter.sdc(109): Argument <to> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 109
Warning (332174): Ignored filter at avs_hram_converter.sdc(114): clk could not be matched with a clock File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 114
Warning (332174): Ignored filter at avs_hram_converter.sdc(114): reset_n could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 114
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(114): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 114
    Info (332050): set_input_delay -add_delay -clock [get_clocks {clk}] -max 2.000 [get_ports {reset_n}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 114
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(114): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 114
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(115): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 115
    Info (332050): set_input_delay -add_delay -clock [get_clocks {clk}] -min 1.000 [get_ports {reset_n}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 115
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(115): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 115
Warning (332174): Ignored filter at avs_hram_converter.sdc(118): avs_address[*] could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 118
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(118): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 118
    Info (332050): set_input_delay -add_delay -clock [get_clocks {clk}] -max 2.000 [get_ports {avs_address[*]}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 118
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(118): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 118
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(119): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 119
    Info (332050): set_input_delay -add_delay -clock [get_clocks {clk}] -min 1.000 [get_ports {avs_address[*]}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 119
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(119): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 119
Warning (332174): Ignored filter at avs_hram_converter.sdc(120): avs_writedata[*] could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 120
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(120): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 120
    Info (332050): set_input_delay -add_delay -clock [get_clocks {clk}] -max 2.000 [get_ports {avs_writedata[*]}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 120
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(120): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 120
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(121): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 121
    Info (332050): set_input_delay -add_delay -clock [get_clocks {clk}] -min 1.000 [get_ports {avs_writedata[*]}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 121
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(121): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 121
Warning (332174): Ignored filter at avs_hram_converter.sdc(122): avs_read could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 122
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(122): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 122
    Info (332050): set_input_delay -add_delay -clock [get_clocks {clk}] -max 2.000 [get_ports {avs_read}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 122
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(122): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 122
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(123): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 123
    Info (332050): set_input_delay -add_delay -clock [get_clocks {clk}] -min 1.000 [get_ports {avs_read}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 123
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(123): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 123
Warning (332174): Ignored filter at avs_hram_converter.sdc(124): avs_write could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 124
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(124): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 124
    Info (332050): set_input_delay -add_delay -clock [get_clocks {clk}] -max 2.000 [get_ports {avs_write}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 124
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(124): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 124
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(125): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 125
    Info (332050): set_input_delay -add_delay -clock [get_clocks {clk}] -min 1.000 [get_ports {avs_write}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 125
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(125): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 125
Warning (332174): Ignored filter at avs_hram_converter.sdc(126): avs_burstcount[*] could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 126
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(126): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 126
    Info (332050): set_input_delay -add_delay -clock [get_clocks {clk}] -max 2.000 [get_ports {avs_burstcount[*]}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 126
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(126): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 126
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(127): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 127
    Info (332050): set_input_delay -add_delay -clock [get_clocks {clk}] -min 1.000 [get_ports {avs_burstcount[*]}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 127
Warning (332049): Ignored set_input_delay at avs_hram_converter.sdc(127): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 127
Warning (332174): Ignored filter at avs_hram_converter.sdc(130): avs_readdata[*] could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 130
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(130): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 130
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -max 1.000 [get_ports {avs_readdata[*]}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 130
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(130): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 130
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(131): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 131
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -min 0.000 [get_ports {avs_readdata[*]}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 131
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(131): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 131
Warning (332174): Ignored filter at avs_hram_converter.sdc(132): avs_waitrequest could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 132
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(132): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 132
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -max 1.000 [get_ports {avs_waitrequest}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 132
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(132): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 132
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(133): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 133
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -min 0.000 [get_ports {avs_waitrequest}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 133
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(133): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 133
Warning (332174): Ignored filter at avs_hram_converter.sdc(134): avs_readdatavalid could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 134
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(134): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 134
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -max 1.000 [get_ports {avs_readdatavalid}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 134
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(134): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 134
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(135): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 135
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -min 0.000 [get_ports {avs_readdatavalid}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 135
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(135): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 135
Warning (332174): Ignored filter at avs_hram_converter.sdc(138): hram_RESET_n could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 138
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(138): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 138
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -max 1.000 [get_ports {hram_RESET_n}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 138
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(138): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 138
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(139): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 139
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -min 0.000 [get_ports {hram_RESET_n}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 139
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(139): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 139
Warning (332174): Ignored filter at avs_hram_converter.sdc(140): hram_CS_n could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 140
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(140): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 140
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -max 1.000 [get_ports {hram_CS_n}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 140
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(140): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 140
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(141): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 141
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -min 0.000 [get_ports {hram_CS_n}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 141
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(141): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 141
Warning (332174): Ignored filter at avs_hram_converter.sdc(142): hram_RWDS could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 142
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(142): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 142
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -max 1.000 [get_ports {hram_RWDS}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 142
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(142): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 142
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(143): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 143
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -min 0.000 [get_ports {hram_RWDS}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 143
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(143): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 143
Warning (332174): Ignored filter at avs_hram_converter.sdc(144): hram_DQ[*] could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 144
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(144): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 144
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -max 1.000 [get_ports {hram_DQ[*]}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 144
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(144): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 144
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(145): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 145
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -min 0.000 [get_ports {hram_DQ[*]}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 145
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(145): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 145
Warning (332174): Ignored filter at avs_hram_converter.sdc(146): hCK_enable could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 146
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(146): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 146
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -max 1.000 [get_ports {hCK_enable}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 146
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(146): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 146
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(147): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 147
    Info (332050): set_output_delay -add_delay -clock [get_clocks {clk}] -min 0.000 [get_ports {hCK_enable}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 147
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(147): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 147
Warning (332174): Ignored filter at avs_hram_converter.sdc(150): shifted_clock could not be matched with a clock File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 150
Warning (332174): Ignored filter at avs_hram_converter.sdc(150): clk90 could not be matched with a port File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 150
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(150): Argument <targets> is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 150
    Info (332050): set_output_delay -add_delay -clock [get_clocks {shifted_clock}] -max 1.000 [get_ports {clk90}] File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 150
Warning (332049): Ignored set_output_delay at avs_hram_converter.sdc(150): Argument -clock is an empty collection File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc Line: 150
Warning (332060): Node: avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[10] is being clocked by avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: PDS|avs_hram_converter|avs_hram_mainconv|EU|pll_x8_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000    clk_50MHz
    Info (332111):  100.000      mainClk
Info (176352): Promoted node avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_3) File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v Line: 81
    Info (176355): Automatically promoted avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G13 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v Line: 62
Info (176353): Automatically promoted node avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176352): Promoted node mainClk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 16
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176352): Promoted node reset~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 19
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out  File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out~0 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd Line: 33
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0  File: /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd Line: 829
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7  File: /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 File: /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
Info (176353): Automatically promoted node avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst  File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|WideOr0~0 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
        Info (176357): Destination node avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|hq3myc14108phmpo7y7qmhbp98hy0vq~0
Info (176353): Automatically promoted node avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 2 registers into blocks of type Block RAM
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 48 register duplicates
Warning (15055): PLL "avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v Line: 47
    Info (15024): Input port INCLK[0] of node "avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1" is driven by pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v Line: 47
Warning (15058): PLL "avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v Line: 47
Warning (15064): PLL "avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1" output port clk[0] feeds output pin "hBusCk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v Line: 47
Warning (15064): PLL "avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated|pll1" output port clk[0] feeds output pin "hBusnCk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v Line: 47
Warning (15055): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v Line: 47
    Info (15024): Input port INCLK[0] of node "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" is driven by mainClk~inputclkctrl which is OUTCLK output port of Clock control block type node mainClk~inputclkctrl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v Line: 47
Warning (15055): PLL "avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v Line: 47
    Info (15024): Input port INCLK[0] of node "avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|pll_x8:pll_x8_inst|altpll:altpll_component|pll_x8_altpll:auto_generated|pll1" is driven by pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v Line: 47
Warning (176687): CK/CKn pin hBusnCk has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only. File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 22
Warning (176687): CK/CKn pin hBusCk has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only. File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 21
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (11888): Total time spent on timing analysis during the Fitter is 3.95 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin mcuI2cScl uses I/O standard 3.3-V LVTTL at 6 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 34
Warning (169177): 52 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin slowClk uses I/O standard 3.3-V LVTTL at 23 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 17
    Info (169178): Pin mcuSpiCk uses I/O standard 3.3-V LVTTL at 25 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 28
    Info (169178): Pin mcuSpiCs uses I/O standard 3.3-V LVTTL at 11 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 29
    Info (169178): Pin mcuUartTx uses I/O standard 3.3-V LVTTL at 10 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 32
    Info (169178): Pin hBusD[0] uses I/O standard 3.3-V LVTTL at 58 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 25
    Info (169178): Pin hBusD[1] uses I/O standard 3.3-V LVTTL at 59 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 25
    Info (169178): Pin hBusD[2] uses I/O standard 3.3-V LVTTL at 49 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 25
    Info (169178): Pin hBusD[3] uses I/O standard 3.3-V LVTTL at 50 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 25
    Info (169178): Pin hBusD[4] uses I/O standard 3.3-V LVTTL at 46 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 25
    Info (169178): Pin hBusD[5] uses I/O standard 3.3-V LVTTL at 60 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 25
    Info (169178): Pin hBusD[6] uses I/O standard 3.3-V LVTTL at 65 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 25
    Info (169178): Pin hBusD[7] uses I/O standard 3.3-V LVTTL at 66 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 25
    Info (169178): Pin hBusRwds uses I/O standard 3.3-V LVTTL at 51 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 26
    Info (169178): Pin mcuSpiIo[0] uses I/O standard 3.3-V LVTTL at 33 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 30
    Info (169178): Pin mcuSpiIo[1] uses I/O standard 3.3-V LVTTL at 32 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 30
    Info (169178): Pin mcuSpiIo[2] uses I/O standard 3.3-V LVTTL at 31 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 30
    Info (169178): Pin mcuSpiIo[3] uses I/O standard 3.3-V LVTTL at 28 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 30
    Info (169178): Pin mcuI2cSda uses I/O standard 3.3-V LVTTL at 7 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 35
    Info (169178): Pin lsasBus[0] uses I/O standard 3.3-V LVTTL at 76 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[1] uses I/O standard 3.3-V LVTTL at 77 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[2] uses I/O standard 3.3-V LVTTL at 80 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[3] uses I/O standard 3.3-V LVTTL at 83 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[4] uses I/O standard 3.3-V LVTTL at 85 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[5] uses I/O standard 3.3-V LVTTL at 86 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[6] uses I/O standard 3.3-V LVTTL at 87 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[7] uses I/O standard 3.3-V LVTTL at 98 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[8] uses I/O standard 3.3-V LVTTL at 99 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[9] uses I/O standard 3.3-V LVTTL at 100 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[10] uses I/O standard 3.3-V LVTTL at 101 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[11] uses I/O standard 3.3-V LVTTL at 103 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[12] uses I/O standard 3.3-V LVTTL at 105 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[13] uses I/O standard 3.3-V LVTTL at 106 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[14] uses I/O standard 3.3-V LVTTL at 111 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[15] uses I/O standard 3.3-V LVTTL at 112 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[16] uses I/O standard 3.3-V LVTTL at 113 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[17] uses I/O standard 3.3-V LVTTL at 114 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[18] uses I/O standard 3.3-V LVTTL at 115 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[19] uses I/O standard 3.3-V LVTTL at 119 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[20] uses I/O standard 3.3-V LVTTL at 120 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[21] uses I/O standard 3.3-V LVTTL at 121 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[22] uses I/O standard 3.3-V LVTTL at 125 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[23] uses I/O standard 3.3-V LVTTL at 132 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[24] uses I/O standard 3.3-V LVTTL at 133 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[25] uses I/O standard 3.3-V LVTTL at 135 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[26] uses I/O standard 3.3-V LVTTL at 136 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[27] uses I/O standard 3.3-V LVTTL at 137 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[28] uses I/O standard 3.3-V LVTTL at 141 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[29] uses I/O standard 3.3-V LVTTL at 142 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[30] uses I/O standard 3.3-V LVTTL at 143 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin lsasBus[31] uses I/O standard 3.3-V LVTTL at 144 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169178): Pin reset uses I/O standard 3.3-V LVTTL at 24 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 19
    Info (169178): Pin mainClk uses I/O standard 3.3-V LVTTL at 22 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 16
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin mcuI2cScl uses I/O standard 3.3-V LVTTL at 6 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 34
Warning (169064): Following 37 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin mcuSpiIo[0] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 30
    Info (169065): Pin mcuSpiIo[1] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 30
    Info (169065): Pin mcuSpiIo[2] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 30
    Info (169065): Pin mcuSpiIo[3] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 30
    Info (169065): Pin mcuI2cSda has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 35
    Info (169065): Pin lsasBus[0] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[1] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[2] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[3] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[4] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[5] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[6] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[7] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[8] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[9] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[10] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[11] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[12] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[13] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[14] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[15] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[16] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[17] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[18] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[19] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[20] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[21] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[22] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[23] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[24] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[25] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[26] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[27] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[28] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[29] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[30] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
    Info (169065): Pin lsasBus[31] has a permanently disabled output enable File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd Line: 37
Info (144001): Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/output_files/hyperram_system.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 154 warnings
    Info: Peak virtual memory: 740 megabytes
    Info: Processing ended: Thu Jan 11 12:16:54 2024
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:40


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/andrea/Documents/Tesi_287628/287628/hyperram_system/output_files/hyperram_system.fit.smsg.


