# Serial In Parallel Out Shift Register in Verilog HDL, Simulated in EDA Playground
