

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Wed May 26 18:08:29 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.96|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     76|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     93|
|Register         |        -|      -|      44|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      44|    169|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_2_fu_290_p2                  |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next_fu_227_p2  |     +    |      0|  0|  15|           7|           1|
    |r_2_fu_233_p2                  |     +    |      0|  0|  13|           1|           4|
    |tmp_9_fu_279_p2                |     +    |      0|  0|  15|           6|           6|
    |exitcond_flatten_fu_221_p2     |   icmp   |      0|  0|   4|           7|           8|
    |exitcond_fu_239_p2             |   icmp   |      0|  0|   2|           4|           5|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |c_mid2_fu_245_p3               |  select  |      0|  0|   4|           1|           1|
    |tmp_mid2_v_v_fu_253_p3         |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  76|          34|          35|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_phi_fu_214_p4          |   9|          2|    4|          8|
    |c_reg_210                |   9|          2|    4|          8|
    |indvar_flatten_reg_188   |   9|          2|    7|         14|
    |r_phi_fu_203_p4          |   9|          2|    4|          8|
    |r_reg_199                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   27|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                              |  3|   0|    3|          0|
    |ap_done_reg                            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_2_reg_332         |  3|   0|    3|          0|
    |ap_reg_pp0_iter1_tmp_mid2_v_v_reg_321  |  4|   0|    4|          0|
    |c_mid2_reg_315                         |  4|   0|    4|          0|
    |c_reg_210                              |  4|   0|    4|          0|
    |exitcond_flatten_reg_306               |  1|   0|    1|          0|
    |indvar_flatten_reg_188                 |  7|   0|    7|          0|
    |r_reg_199                              |  4|   0|    4|          0|
    |tmp_2_reg_332                          |  3|   0|    3|          0|
    |tmp_mid2_v_v_reg_321                   |  4|   0|    4|          0|
    |tmp_reg_327                            |  3|   0|    3|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 44|   0|   44|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   read_data  | return value |
|input_r_address0  | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   16|  ap_memory |    input_r   |     array    |
|buf_0_address0    | out |    3|  ap_memory |     buf_0    |     array    |
|buf_0_ce0         | out |    1|  ap_memory |     buf_0    |     array    |
|buf_0_we0         | out |    1|  ap_memory |     buf_0    |     array    |
|buf_0_d0          | out |   16|  ap_memory |     buf_0    |     array    |
|buf_1_address0    | out |    3|  ap_memory |     buf_1    |     array    |
|buf_1_ce0         | out |    1|  ap_memory |     buf_1    |     array    |
|buf_1_we0         | out |    1|  ap_memory |     buf_1    |     array    |
|buf_1_d0          | out |   16|  ap_memory |     buf_1    |     array    |
|buf_2_address0    | out |    3|  ap_memory |     buf_2    |     array    |
|buf_2_ce0         | out |    1|  ap_memory |     buf_2    |     array    |
|buf_2_we0         | out |    1|  ap_memory |     buf_2    |     array    |
|buf_2_d0          | out |   16|  ap_memory |     buf_2    |     array    |
|buf_3_address0    | out |    3|  ap_memory |     buf_3    |     array    |
|buf_3_ce0         | out |    1|  ap_memory |     buf_3    |     array    |
|buf_3_we0         | out |    1|  ap_memory |     buf_3    |     array    |
|buf_3_d0          | out |   16|  ap_memory |     buf_3    |     array    |
|buf_4_address0    | out |    3|  ap_memory |     buf_4    |     array    |
|buf_4_ce0         | out |    1|  ap_memory |     buf_4    |     array    |
|buf_4_we0         | out |    1|  ap_memory |     buf_4    |     array    |
|buf_4_d0          | out |   16|  ap_memory |     buf_4    |     array    |
|buf_5_address0    | out |    3|  ap_memory |     buf_5    |     array    |
|buf_5_ce0         | out |    1|  ap_memory |     buf_5    |     array    |
|buf_5_we0         | out |    1|  ap_memory |     buf_5    |     array    |
|buf_5_d0          | out |   16|  ap_memory |     buf_5    |     array    |
|buf_6_address0    | out |    3|  ap_memory |     buf_6    |     array    |
|buf_6_ce0         | out |    1|  ap_memory |     buf_6    |     array    |
|buf_6_we0         | out |    1|  ap_memory |     buf_6    |     array    |
|buf_6_d0          | out |   16|  ap_memory |     buf_6    |     array    |
|buf_7_address0    | out |    3|  ap_memory |     buf_7    |     array    |
|buf_7_ce0         | out |    1|  ap_memory |     buf_7    |     array    |
|buf_7_we0         | out |    1|  ap_memory |     buf_7    |     array    |
|buf_7_d0          | out |   16|  ap_memory |     buf_7    |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_6 (10)  [1/1] 1.77ns  loc: dct.c:59
:0  br label %1


 <State 2>: 5.17ns
ST_2: indvar_flatten (12)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]

ST_2: r (13)  [1/1] 0.00ns  loc: dct.c:62
:1  %r = phi i4 [ 0, %0 ], [ %tmp_mid2_v_v, %ifBlock ]

ST_2: c (14)  [1/1] 0.00ns
:2  %c = phi i4 [ 0, %0 ], [ %c_2, %ifBlock ]

ST_2: exitcond_flatten (15)  [1/1] 2.91ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (16)  [1/1] 2.75ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_12 (17)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: r_2 (19)  [1/1] 2.62ns  loc: dct.c:59
.reset:0  %r_2 = add i4 1, %r

ST_2: exitcond (22)  [1/1] 3.10ns  loc: dct.c:61
.reset:3  %exitcond = icmp eq i4 %c, -8

ST_2: c_mid2 (23)  [1/1] 2.07ns  loc: dct.c:61
.reset:4  %c_mid2 = select i1 %exitcond, i4 0, i4 %c

ST_2: tmp_mid2_v_v (24)  [1/1] 2.07ns  loc: dct.c:62
.reset:5  %tmp_mid2_v_v = select i1 %exitcond, i4 %r_2, i4 %r

ST_2: tmp (25)  [1/1] 0.00ns  loc: dct.c:62
.reset:6  %tmp = trunc i4 %tmp_mid2_v_v to i3

ST_2: tmp_2 (36)  [1/1] 0.00ns  loc: dct.c:61
.reset:17  %tmp_2 = trunc i4 %c_mid2 to i3

ST_2: StgValue_19 (41)  [1/1] 0.00ns  loc: dct.c:62
branch6:2  br label %ifBlock

ST_2: StgValue_20 (45)  [1/1] 0.00ns  loc: dct.c:62
branch5:2  br label %ifBlock

ST_2: StgValue_21 (49)  [1/1] 0.00ns  loc: dct.c:62
branch4:2  br label %ifBlock

ST_2: StgValue_22 (53)  [1/1] 0.00ns  loc: dct.c:62
branch3:2  br label %ifBlock

ST_2: StgValue_23 (57)  [1/1] 0.00ns  loc: dct.c:62
branch2:2  br label %ifBlock

ST_2: StgValue_24 (61)  [1/1] 0.00ns  loc: dct.c:62
branch1:2  br label %ifBlock

ST_2: StgValue_25 (65)  [1/1] 0.00ns  loc: dct.c:62
branch0:2  br label %ifBlock

ST_2: StgValue_26 (69)  [1/1] 0.00ns  loc: dct.c:62
branch7:2  br label %ifBlock


 <State 3>: 5.96ns
ST_3: tmp_mid2 (26)  [1/1] 0.00ns  loc: dct.c:62
.reset:7  %tmp_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_3: c_cast (28)  [1/1] 0.00ns  loc: dct.c:61
.reset:9  %c_cast = zext i4 %c_mid2 to i6

ST_3: tmp_9 (32)  [1/1] 2.71ns  loc: dct.c:62
.reset:13  %tmp_9 = add i6 %c_cast, %tmp_mid2

ST_3: tmp_s (33)  [1/1] 0.00ns  loc: dct.c:62
.reset:14  %tmp_s = zext i6 %tmp_9 to i64

ST_3: input_addr (34)  [1/1] 0.00ns  loc: dct.c:62
.reset:15  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_s

ST_3: input_load (35)  [2/2] 3.25ns  loc: dct.c:62
.reset:16  %input_load = load i16* %input_addr, align 2

ST_3: StgValue_33 (37)  [1/1] 3.31ns  loc: dct.c:62
.reset:18  switch i3 %tmp_2, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

ST_3: c_2 (72)  [1/1] 2.62ns  loc: dct.c:61
ifBlock:1  %c_2 = add i4 %c_mid2, 1


 <State 4>: 5.58ns
ST_4: StgValue_35 (20)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_s)

ST_4: empty_6 (21)  [1/1] 0.00ns
.reset:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_4: tmp_7_mid2 (27)  [1/1] 0.00ns  loc: dct.c:62
.reset:8  %tmp_7_mid2 = zext i4 %tmp_mid2_v_v to i64

ST_4: StgValue_38 (29)  [1/1] 0.00ns  loc: dct.c:62
.reset:10  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

ST_4: tmp_1 (30)  [1/1] 0.00ns  loc: dct.c:62
.reset:11  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

ST_4: StgValue_40 (31)  [1/1] 0.00ns  loc: dct.c:63
.reset:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: input_load (35)  [1/2] 3.25ns  loc: dct.c:62
.reset:16  %input_load = load i16* %input_addr, align 2

ST_4: buf_6_addr (39)  [1/1] 0.00ns  loc: dct.c:62
branch6:0  %buf_6_addr = getelementptr [8 x i16]* %buf_6, i64 0, i64 %tmp_7_mid2

ST_4: StgValue_43 (40)  [1/1] 2.32ns  loc: dct.c:62
branch6:1  store i16 %input_load, i16* %buf_6_addr, align 2

ST_4: buf_5_addr (43)  [1/1] 0.00ns  loc: dct.c:62
branch5:0  %buf_5_addr = getelementptr [8 x i16]* %buf_5, i64 0, i64 %tmp_7_mid2

ST_4: StgValue_45 (44)  [1/1] 2.32ns  loc: dct.c:62
branch5:1  store i16 %input_load, i16* %buf_5_addr, align 2

ST_4: buf_4_addr (47)  [1/1] 0.00ns  loc: dct.c:62
branch4:0  %buf_4_addr = getelementptr [8 x i16]* %buf_4, i64 0, i64 %tmp_7_mid2

ST_4: StgValue_47 (48)  [1/1] 2.32ns  loc: dct.c:62
branch4:1  store i16 %input_load, i16* %buf_4_addr, align 2

ST_4: buf_3_addr (51)  [1/1] 0.00ns  loc: dct.c:62
branch3:0  %buf_3_addr = getelementptr [8 x i16]* %buf_3, i64 0, i64 %tmp_7_mid2

ST_4: StgValue_49 (52)  [1/1] 2.32ns  loc: dct.c:62
branch3:1  store i16 %input_load, i16* %buf_3_addr, align 2

ST_4: buf_2_addr (55)  [1/1] 0.00ns  loc: dct.c:62
branch2:0  %buf_2_addr = getelementptr [8 x i16]* %buf_2, i64 0, i64 %tmp_7_mid2

ST_4: StgValue_51 (56)  [1/1] 2.32ns  loc: dct.c:62
branch2:1  store i16 %input_load, i16* %buf_2_addr, align 2

ST_4: buf_1_addr (59)  [1/1] 0.00ns  loc: dct.c:62
branch1:0  %buf_1_addr = getelementptr [8 x i16]* %buf_1, i64 0, i64 %tmp_7_mid2

ST_4: StgValue_53 (60)  [1/1] 2.32ns  loc: dct.c:62
branch1:1  store i16 %input_load, i16* %buf_1_addr, align 2

ST_4: buf_0_addr (63)  [1/1] 0.00ns  loc: dct.c:62
branch0:0  %buf_0_addr = getelementptr [8 x i16]* %buf_0, i64 0, i64 %tmp_7_mid2

ST_4: StgValue_55 (64)  [1/1] 2.32ns  loc: dct.c:62
branch0:1  store i16 %input_load, i16* %buf_0_addr, align 2

ST_4: buf_7_addr (67)  [1/1] 0.00ns  loc: dct.c:62
branch7:0  %buf_7_addr = getelementptr [8 x i16]* %buf_7, i64 0, i64 %tmp_7_mid2

ST_4: StgValue_57 (68)  [1/1] 2.32ns  loc: dct.c:62
branch7:1  store i16 %input_load, i16* %buf_7_addr, align 2

ST_4: empty (71)  [1/1] 0.00ns  loc: dct.c:62
ifBlock:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_1)

ST_4: StgValue_59 (73)  [1/1] 0.00ns
ifBlock:2  br label %1


 <State 5>: 0.00ns
ST_5: StgValue_60 (75)  [1/1] 0.00ns  loc: dct.c:64
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6          (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
r                   (phi              ) [ 001000]
c                   (phi              ) [ 001000]
exitcond_flatten    (icmp             ) [ 001110]
indvar_flatten_next (add              ) [ 011110]
StgValue_12         (br               ) [ 000000]
r_2                 (add              ) [ 000000]
exitcond            (icmp             ) [ 000000]
c_mid2              (select           ) [ 001100]
tmp_mid2_v_v        (select           ) [ 011110]
tmp                 (trunc            ) [ 001100]
tmp_2               (trunc            ) [ 001110]
StgValue_19         (br               ) [ 000000]
StgValue_20         (br               ) [ 000000]
StgValue_21         (br               ) [ 000000]
StgValue_22         (br               ) [ 000000]
StgValue_23         (br               ) [ 000000]
StgValue_24         (br               ) [ 000000]
StgValue_25         (br               ) [ 000000]
StgValue_26         (br               ) [ 000000]
tmp_mid2            (bitconcatenate   ) [ 000000]
c_cast              (zext             ) [ 000000]
tmp_9               (add              ) [ 000000]
tmp_s               (zext             ) [ 000000]
input_addr          (getelementptr    ) [ 001010]
StgValue_33         (switch           ) [ 000000]
c_2                 (add              ) [ 011010]
StgValue_35         (specloopname     ) [ 000000]
empty_6             (speclooptripcount) [ 000000]
tmp_7_mid2          (zext             ) [ 000000]
StgValue_38         (specloopname     ) [ 000000]
tmp_1               (specregionbegin  ) [ 000000]
StgValue_40         (specpipeline     ) [ 000000]
input_load          (load             ) [ 000000]
buf_6_addr          (getelementptr    ) [ 000000]
StgValue_43         (store            ) [ 000000]
buf_5_addr          (getelementptr    ) [ 000000]
StgValue_45         (store            ) [ 000000]
buf_4_addr          (getelementptr    ) [ 000000]
StgValue_47         (store            ) [ 000000]
buf_3_addr          (getelementptr    ) [ 000000]
StgValue_49         (store            ) [ 000000]
buf_2_addr          (getelementptr    ) [ 000000]
StgValue_51         (store            ) [ 000000]
buf_1_addr          (getelementptr    ) [ 000000]
StgValue_53         (store            ) [ 000000]
buf_0_addr          (getelementptr    ) [ 000000]
StgValue_55         (store            ) [ 000000]
buf_7_addr          (getelementptr    ) [ 000000]
StgValue_57         (store            ) [ 000000]
empty               (specregionend    ) [ 000000]
StgValue_59         (br               ) [ 011110]
StgValue_60         (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="input_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_6_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_6_addr/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="StgValue_43_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="buf_5_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_5_addr/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_45_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_4_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_4_addr/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="StgValue_47_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="buf_3_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="StgValue_49_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buf_2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="StgValue_51_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="buf_1_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_53_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="buf_0_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="StgValue_55_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="buf_7_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_7_addr/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="StgValue_57_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/4 "/>
</bind>
</comp>

<comp id="188" class="1005" name="indvar_flatten_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="1"/>
<pin id="190" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="r_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="r_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="c_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="c_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="4" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="exitcond_flatten_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="indvar_flatten_next_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="r_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="exitcond_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="c_mid2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_mid2_v_v_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_mid2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="1"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_mid2/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="c_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="1"/>
<pin id="278" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_9_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="6" slack="0"/>
<pin id="282" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="c_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="1"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_7_mid2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="2"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_mid2/4 "/>
</bind>
</comp>

<comp id="306" class="1005" name="exitcond_flatten_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="310" class="1005" name="indvar_flatten_next_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="315" class="1005" name="c_mid2_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_mid2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_mid2_v_v_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v_v "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="1"/>
<pin id="329" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="1"/>
<pin id="334" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="input_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="1"/>
<pin id="338" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="c_2_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="1"/>
<pin id="343" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="79" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="79" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="79" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="79" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="79" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="79" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="79" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="79" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="192" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="192" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="203" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="214" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="214" pin="4"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="239" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="233" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="203" pin="4"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="245" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="269" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="309"><net_src comp="221" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="227" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="318"><net_src comp="245" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="324"><net_src comp="253" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="330"><net_src comp="261" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="335"><net_src comp="265" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="72" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="344"><net_src comp="290" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="214" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: buf_0 | {4 }
	Port: buf_1 | {4 }
	Port: buf_2 | {4 }
	Port: buf_3 | {4 }
	Port: buf_4 | {4 }
	Port: buf_5 | {4 }
	Port: buf_6 | {4 }
	Port: buf_7 | {4 }
 - Input state : 
	Port: read_data : input_r | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_12 : 2
		r_2 : 1
		exitcond : 1
		c_mid2 : 2
		tmp_mid2_v_v : 2
		tmp : 3
		tmp_2 : 3
	State 3
		tmp_9 : 1
		tmp_s : 2
		input_addr : 3
		input_load : 4
	State 4
		buf_6_addr : 1
		StgValue_43 : 2
		buf_5_addr : 1
		StgValue_45 : 2
		buf_4_addr : 1
		StgValue_47 : 2
		buf_3_addr : 1
		StgValue_49 : 2
		buf_2_addr : 1
		StgValue_51 : 2
		buf_1_addr : 1
		StgValue_53 : 2
		buf_0_addr : 1
		StgValue_55 : 2
		buf_7_addr : 1
		StgValue_57 : 2
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_227 |    0    |    15   |
|    add   |         r_2_fu_233         |    0    |    13   |
|          |        tmp_9_fu_279        |    0    |    15   |
|          |         c_2_fu_290         |    0    |    13   |
|----------|----------------------------|---------|---------|
|  select  |        c_mid2_fu_245       |    0    |    4    |
|          |     tmp_mid2_v_v_fu_253    |    0    |    4    |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_221  |    0    |    4    |
|          |       exitcond_fu_239      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_261         |    0    |    0    |
|          |        tmp_2_fu_265        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       tmp_mid2_fu_269      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        c_cast_fu_276       |    0    |    0    |
|   zext   |        tmp_s_fu_285        |    0    |    0    |
|          |      tmp_7_mid2_fu_295     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    70   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        c_2_reg_341        |    4   |
|       c_mid2_reg_315      |    4   |
|         c_reg_210         |    4   |
|  exitcond_flatten_reg_306 |    1   |
|indvar_flatten_next_reg_310|    7   |
|   indvar_flatten_reg_188  |    7   |
|     input_addr_reg_336    |    6   |
|         r_reg_199         |    4   |
|       tmp_2_reg_332       |    3   |
|    tmp_mid2_v_v_reg_321   |    4   |
|        tmp_reg_327        |    3   |
+---------------------------+--------+
|           Total           |   47   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   70   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   47   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   47   |   79   |
+-----------+--------+--------+--------+
