INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/BarrelShifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BarrelShifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHIConverter
INFO: [VRFC 10-2458] undeclared symbol SigDeqDBID, assumed default net type wire [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv:168]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Completer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Completer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestCHIConverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestCHIConverter
