// Seed: 1640466155
module module_0;
  assign module_2.type_10 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wire id_3,
    output logic id_4,
    output tri id_5,
    input logic id_6,
    input tri1 id_7,
    output supply1 id_8,
    output wire id_9
);
  always begin : LABEL_0
    id_4 <= id_6;
  end
  module_0 modCall_1 ();
  assign id_9 = 1;
endmodule
module module_2 (
    input wire id_0,
    input wire id_1,
    input wor id_2,
    input wire id_3,
    input supply1 id_4,
    input tri0 id_5
);
  assign id_7 = 1;
  module_0 modCall_1 ();
  wire id_8;
endmodule
