Record=SheetSymbol|SourceDocument=FPGA_51_SimpleNetworkProtocol.SchDoc|Designator=U_Keypad|SchDesignator=U_Keypad|FileName=Keypad.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_51_SimpleNetworkProtocol.SchDoc|Designator=U_Processor|SchDesignator=U_Processor|FileName=Processor.SchDoc
Record=SubProject|ProjectPath=.\Simple Network Protocol Embedded\SimpleNetworkProtocol.PrjEmb
Record=TopLevelDocument|FileName=FPGA_51_SimpleNetworkProtocol.SchDoc
Record=NEXUS_CORE|ComponentDesignator=UInput|BaseComponentDesignator=UInput|DocumentName=FPGA_51_SimpleNetworkProtocol.SchDoc|LibraryReference=IOB_1X8|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=YHKPKQRV|Description=1 Ch x 8 Bit Digital IO|Comment=IOB_1X8|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_1X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=30/09/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=Processor.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=.\Simple Network Protocol Embedded\SimpleNetworkProtocol.PrjEmb|NEXUS_JTAG_INDEX=1|ComponentUniqueID=QOSIOORH|Description=TSK51A OCD Microprocessor|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=TSK51.SCHLIB|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=10/11/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=Processor.SchDoc|LibraryReference=RAMS_8x4K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=RAIACYCX|Description=Single Port Random Access Memory|Comment=RAMS_8x4K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x4K|Memory_ClockEdge=Rising|Memory_Depth=4096|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|Published=13/01/2004|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=Processor.SchDoc|LibraryReference=RAMS_8x4K|SubProjectPath= |Configuration= |Description=Single Port Random Access Memory|SubPartUniqueId1=RAIACYCX|SubPartDocPath1=Processor.SchDoc|Comment=RAMS_8x4K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x4K|Memory_ClockEdge=Rising|Memory_Depth=4096|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|Published=13/01/2004|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=Processor.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=.\Simple Network Protocol Embedded\SimpleNetworkProtocol.PrjEmb|Configuration= |Description=TSK51A OCD Microprocessor|SubPartUniqueId1=QOSIOORH|SubPartDocPath1=Processor.SchDoc|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=TSK51.SCHLIB|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=10/11/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=UInput|DocumentName=FPGA_51_SimpleNetworkProtocol.SchDoc|LibraryReference=IOB_1X8|SubProjectPath= |Configuration= |Description=1 Ch x 8 Bit Digital IO|SubPartUniqueId1=YHKPKQRV|SubPartDocPath1=FPGA_51_SimpleNetworkProtocol.SchDoc|Comment=IOB_1X8|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_1X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=30/09/2003|Publisher=Altium Hobart Technology Centre
Record=Configuration|Name=Cyclone12_NB1|DeviceName=EP1C12Q240C6
Record=Configuration|Name=Spartan300_NB1|DeviceName=XC2S300E-6PQ208C
