`timescale 1ns/1ps
`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
//
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
//
// System configuration name is AXI4InteconnectModule_2x2_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module AXI4InteconnectModule_2x2_TopLevel
(
	// [BEGIN USER PORTS]
	// [END USER PORTS]
	input wire Clock,
	input wire Reset,
	input wire [7:0] M2S0_R_AR_ARID,
	input wire [31:0] M2S0_R_AR_ARADDR,
	input wire [7:0] M2S0_R_AR_ARLEN,
	input wire [2:0] M2S0_R_AR_ARSIZE,
	input wire [1:0] M2S0_R_AR_ARBURST,
	input wire [1:0] M2S0_R_AR_ARLOCK,
	input wire [3:0] M2S0_R_AR_ARCACHE,
	input wire [2:0] M2S0_R_AR_ARPROT,
	input wire [3:0] M2S0_R_AR_ARQOS,
	input wire [7:0] M2S0_R_AR_ARREGION,
	input wire [7:0] M2S0_R_AR_ARUSER,
	input wire M2S0_R_AR_ARVALID,
	input wire M2S0_R_R_RREADY,
	input wire [7:0] M2S0_W_AW_AWID,
	input wire [31:0] M2S0_W_AW_AWADDR,
	input wire [7:0] M2S0_W_AW_AWLEN,
	input wire [2:0] M2S0_W_AW_AWSIZE,
	input wire [1:0] M2S0_W_AW_AWBURST,
	input wire [1:0] M2S0_W_AW_AWLOCK,
	input wire [3:0] M2S0_W_AW_AWCACHE,
	input wire [2:0] M2S0_W_AW_AWPROT,
	input wire [3:0] M2S0_W_AW_AWQOS,
	input wire [7:0] M2S0_W_AW_AWREGION,
	input wire [7:0] M2S0_W_AW_AWUSER,
	input wire M2S0_W_AW_AWVALID,
	input wire [7:0] M2S0_W_W_WID,
	input wire [7:0] M2S0_W_W_WDATA0,
	input wire [7:0] M2S0_W_W_WDATA1,
	input wire [7:0] M2S0_W_W_WDATA2,
	input wire [7:0] M2S0_W_W_WDATA3,
	input wire [3:0] M2S0_W_W_WSTRB,
	input wire M2S0_W_W_WLAST,
	input wire [7:0] M2S0_W_W_WUSER,
	input wire M2S0_W_W_WVALID,
	input wire M2S0_W_B_BREADY,
	input wire [7:0] M2S1_R_AR_ARID,
	input wire [31:0] M2S1_R_AR_ARADDR,
	input wire [7:0] M2S1_R_AR_ARLEN,
	input wire [2:0] M2S1_R_AR_ARSIZE,
	input wire [1:0] M2S1_R_AR_ARBURST,
	input wire [1:0] M2S1_R_AR_ARLOCK,
	input wire [3:0] M2S1_R_AR_ARCACHE,
	input wire [2:0] M2S1_R_AR_ARPROT,
	input wire [3:0] M2S1_R_AR_ARQOS,
	input wire [7:0] M2S1_R_AR_ARREGION,
	input wire [7:0] M2S1_R_AR_ARUSER,
	input wire M2S1_R_AR_ARVALID,
	input wire M2S1_R_R_RREADY,
	input wire [7:0] M2S1_W_AW_AWID,
	input wire [31:0] M2S1_W_AW_AWADDR,
	input wire [7:0] M2S1_W_AW_AWLEN,
	input wire [2:0] M2S1_W_AW_AWSIZE,
	input wire [1:0] M2S1_W_AW_AWBURST,
	input wire [1:0] M2S1_W_AW_AWLOCK,
	input wire [3:0] M2S1_W_AW_AWCACHE,
	input wire [2:0] M2S1_W_AW_AWPROT,
	input wire [3:0] M2S1_W_AW_AWQOS,
	input wire [7:0] M2S1_W_AW_AWREGION,
	input wire [7:0] M2S1_W_AW_AWUSER,
	input wire M2S1_W_AW_AWVALID,
	input wire [7:0] M2S1_W_W_WID,
	input wire [7:0] M2S1_W_W_WDATA0,
	input wire [7:0] M2S1_W_W_WDATA1,
	input wire [7:0] M2S1_W_W_WDATA2,
	input wire [7:0] M2S1_W_W_WDATA3,
	input wire [3:0] M2S1_W_W_WSTRB,
	input wire M2S1_W_W_WLAST,
	input wire [7:0] M2S1_W_W_WUSER,
	input wire M2S1_W_W_WVALID,
	input wire M2S1_W_B_BREADY,
	input wire S2M0_R_AR_ARREADY,
	input wire [7:0] S2M0_R_R_RID,
	input wire [7:0] S2M0_R_R_RDATA0,
	input wire [7:0] S2M0_R_R_RDATA1,
	input wire [7:0] S2M0_R_R_RDATA2,
	input wire [7:0] S2M0_R_R_RDATA3,
	input wire [1:0] S2M0_R_R_RRESP,
	input wire S2M0_R_R_RLAST,
	input wire [7:0] S2M0_R_R_RUSER,
	input wire S2M0_R_R_RVALID,
	input wire S2M0_W_AW_AWREADY,
	input wire [7:0] S2M0_W_B_BID,
	input wire [1:0] S2M0_W_B_BRESP,
	input wire [7:0] S2M0_W_B_BUSER,
	input wire S2M0_W_B_BVALID,
	input wire S2M0_W_W_WREADY,
	input wire S2M1_R_AR_ARREADY,
	input wire [7:0] S2M1_R_R_RID,
	input wire [7:0] S2M1_R_R_RDATA0,
	input wire [7:0] S2M1_R_R_RDATA1,
	input wire [7:0] S2M1_R_R_RDATA2,
	input wire [7:0] S2M1_R_R_RDATA3,
	input wire [1:0] S2M1_R_R_RRESP,
	input wire S2M1_R_R_RLAST,
	input wire [7:0] S2M1_R_R_RUSER,
	input wire S2M1_R_R_RVALID,
	input wire S2M1_W_AW_AWREADY,
	input wire [7:0] S2M1_W_B_BID,
	input wire [1:0] S2M1_W_B_BRESP,
	input wire [7:0] S2M1_W_B_BUSER,
	input wire S2M1_W_B_BVALID,
	input wire S2M1_W_W_WREADY
);
	// [BEGIN USER SIGNALS]
	// [END USER SIGNALS]
	localparam HiSignal = 1'b1;
	localparam LoSignal = 1'b0;
	wire Zero = 1'b0;
	wire One = 1'b1;
	wire true = 1'b1;
	wire false = 1'b0;
	wire [83: 0] readInterconnect_iLeft0_readInterconnect_iLeft_HardLink;
	wire [83: 0] readInterconnect_iLeft1_readInterconnect_iLeft_HardLink;
	wire [52: 0] readInterconnect_iRight0_readInterconnect_iRight_HardLink;
	wire [52: 0] readInterconnect_iRight1_readInterconnect_iRight_HardLink;
	wire [137: 0] writeInterconnect_iLeft0_writeInterconnect_iLeft_HardLink;
	wire [137: 0] writeInterconnect_iLeft1_writeInterconnect_iLeft_HardLink;
	wire [20: 0] writeInterconnect_iRight0_writeInterconnect_iRight_HardLink;
	wire [20: 0] writeInterconnect_iRight1_writeInterconnect_iRight_HardLink;
	wire [221 : 0] Inputs_M2S [0 : 1];
	wire [73 : 0] Inputs_S2M [0 : 1];
	wire [83 : 0] readInterconnect_iLeft [0 : 1];
	wire [52 : 0] readInterconnect_iRight [0 : 1];
	wire [137 : 0] writeInterconnect_iLeft [0 : 1];
	wire [20 : 0] writeInterconnect_iRight [0 : 1];
	wire [83 : 0] AXI4InteconnectModule_L40F29T66_Enumerable [0 : 1];
	wire [52 : 0] AXI4InteconnectModule_L41F30T67_Enumerable [0 : 1];
	wire [137 : 0] AXI4InteconnectModule_L48F29T66_Enumerable [0 : 1];
	wire [20 : 0] AXI4InteconnectModule_L49F30T67_Enumerable [0 : 1];
	wire BoardSignals_Clock;
	wire BoardSignals_Reset;
	wire BoardSignals_Running;
	wire BoardSignals_Starting;
	wire BoardSignals_Started;
	reg InternalReset = 1'b0;
	work_Quokka_BoardSignalsProc BoardSignalsConnection(BoardSignals_Clock, BoardSignals_Reset, BoardSignals_Running, BoardSignals_Starting, BoardSignals_Started, Clock, Reset, InternalReset);
	AXI4InteconnectModule_2x2_TopLevel_readInterconnect
	AXI4InteconnectModule_2x2_TopLevel_readInterconnect
	(
		// [BEGIN USER MAP FOR readInterconnect]
		// [END USER MAP FOR readInterconnect]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iLeft0 (readInterconnect_iLeft0_readInterconnect_iLeft_HardLink),
		.iLeft1 (readInterconnect_iLeft1_readInterconnect_iLeft_HardLink),
		.iRight0 (readInterconnect_iRight0_readInterconnect_iRight_HardLink),
		.iRight1 (readInterconnect_iRight1_readInterconnect_iRight_HardLink)
	);
	AXI4InteconnectModule_2x2_TopLevel_writeInterconnect
	AXI4InteconnectModule_2x2_TopLevel_writeInterconnect
	(
		// [BEGIN USER MAP FOR writeInterconnect]
		// [END USER MAP FOR writeInterconnect]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iLeft0 (writeInterconnect_iLeft0_writeInterconnect_iLeft_HardLink),
		.iLeft1 (writeInterconnect_iLeft1_writeInterconnect_iLeft_HardLink),
		.iRight0 (writeInterconnect_iRight0_writeInterconnect_iRight_HardLink),
		.iRight1 (writeInterconnect_iRight1_writeInterconnect_iRight_HardLink)
	);
	assign Inputs_M2S[0][221] = M2S0_W_B_BREADY;
	assign Inputs_M2S[0][220] = M2S0_W_W_WVALID;
	assign Inputs_M2S[0][219:212] = M2S0_W_W_WUSER;
	assign Inputs_M2S[0][211] = M2S0_W_W_WLAST;
	assign Inputs_M2S[0][210:207] = M2S0_W_W_WSTRB;
	assign Inputs_M2S[0][206:199] = M2S0_W_W_WDATA3;
	assign Inputs_M2S[0][198:191] = M2S0_W_W_WDATA2;
	assign Inputs_M2S[0][190:183] = M2S0_W_W_WDATA1;
	assign Inputs_M2S[0][182:175] = M2S0_W_W_WDATA0;
	assign Inputs_M2S[0][174:167] = M2S0_W_W_WID;
	assign Inputs_M2S[0][166] = M2S0_W_AW_AWVALID;
	assign Inputs_M2S[0][165:158] = M2S0_W_AW_AWUSER;
	assign Inputs_M2S[0][157:150] = M2S0_W_AW_AWREGION;
	assign Inputs_M2S[0][149:146] = M2S0_W_AW_AWQOS;
	assign Inputs_M2S[0][145:143] = M2S0_W_AW_AWPROT;
	assign Inputs_M2S[0][142:139] = M2S0_W_AW_AWCACHE;
	assign Inputs_M2S[0][138:137] = M2S0_W_AW_AWLOCK;
	assign Inputs_M2S[0][136:135] = M2S0_W_AW_AWBURST;
	assign Inputs_M2S[0][134:132] = M2S0_W_AW_AWSIZE;
	assign Inputs_M2S[0][131:124] = M2S0_W_AW_AWLEN;
	assign Inputs_M2S[0][123:92] = M2S0_W_AW_AWADDR;
	assign Inputs_M2S[0][91:84] = M2S0_W_AW_AWID;
	assign Inputs_M2S[0][83] = M2S0_R_R_RREADY;
	assign Inputs_M2S[0][82] = M2S0_R_AR_ARVALID;
	assign Inputs_M2S[0][81:74] = M2S0_R_AR_ARUSER;
	assign Inputs_M2S[0][73:66] = M2S0_R_AR_ARREGION;
	assign Inputs_M2S[0][65:62] = M2S0_R_AR_ARQOS;
	assign Inputs_M2S[0][61:59] = M2S0_R_AR_ARPROT;
	assign Inputs_M2S[0][58:55] = M2S0_R_AR_ARCACHE;
	assign Inputs_M2S[0][54:53] = M2S0_R_AR_ARLOCK;
	assign Inputs_M2S[0][52:51] = M2S0_R_AR_ARBURST;
	assign Inputs_M2S[0][50:48] = M2S0_R_AR_ARSIZE;
	assign Inputs_M2S[0][47:40] = M2S0_R_AR_ARLEN;
	assign Inputs_M2S[0][39:8] = M2S0_R_AR_ARADDR;
	assign Inputs_M2S[0][7:0] = M2S0_R_AR_ARID;
	assign Inputs_M2S[1][221] = M2S1_W_B_BREADY;
	assign Inputs_M2S[1][220] = M2S1_W_W_WVALID;
	assign Inputs_M2S[1][219:212] = M2S1_W_W_WUSER;
	assign Inputs_M2S[1][211] = M2S1_W_W_WLAST;
	assign Inputs_M2S[1][210:207] = M2S1_W_W_WSTRB;
	assign Inputs_M2S[1][206:199] = M2S1_W_W_WDATA3;
	assign Inputs_M2S[1][198:191] = M2S1_W_W_WDATA2;
	assign Inputs_M2S[1][190:183] = M2S1_W_W_WDATA1;
	assign Inputs_M2S[1][182:175] = M2S1_W_W_WDATA0;
	assign Inputs_M2S[1][174:167] = M2S1_W_W_WID;
	assign Inputs_M2S[1][166] = M2S1_W_AW_AWVALID;
	assign Inputs_M2S[1][165:158] = M2S1_W_AW_AWUSER;
	assign Inputs_M2S[1][157:150] = M2S1_W_AW_AWREGION;
	assign Inputs_M2S[1][149:146] = M2S1_W_AW_AWQOS;
	assign Inputs_M2S[1][145:143] = M2S1_W_AW_AWPROT;
	assign Inputs_M2S[1][142:139] = M2S1_W_AW_AWCACHE;
	assign Inputs_M2S[1][138:137] = M2S1_W_AW_AWLOCK;
	assign Inputs_M2S[1][136:135] = M2S1_W_AW_AWBURST;
	assign Inputs_M2S[1][134:132] = M2S1_W_AW_AWSIZE;
	assign Inputs_M2S[1][131:124] = M2S1_W_AW_AWLEN;
	assign Inputs_M2S[1][123:92] = M2S1_W_AW_AWADDR;
	assign Inputs_M2S[1][91:84] = M2S1_W_AW_AWID;
	assign Inputs_M2S[1][83] = M2S1_R_R_RREADY;
	assign Inputs_M2S[1][82] = M2S1_R_AR_ARVALID;
	assign Inputs_M2S[1][81:74] = M2S1_R_AR_ARUSER;
	assign Inputs_M2S[1][73:66] = M2S1_R_AR_ARREGION;
	assign Inputs_M2S[1][65:62] = M2S1_R_AR_ARQOS;
	assign Inputs_M2S[1][61:59] = M2S1_R_AR_ARPROT;
	assign Inputs_M2S[1][58:55] = M2S1_R_AR_ARCACHE;
	assign Inputs_M2S[1][54:53] = M2S1_R_AR_ARLOCK;
	assign Inputs_M2S[1][52:51] = M2S1_R_AR_ARBURST;
	assign Inputs_M2S[1][50:48] = M2S1_R_AR_ARSIZE;
	assign Inputs_M2S[1][47:40] = M2S1_R_AR_ARLEN;
	assign Inputs_M2S[1][39:8] = M2S1_R_AR_ARADDR;
	assign Inputs_M2S[1][7:0] = M2S1_R_AR_ARID;
	assign Inputs_S2M[0][73] = S2M0_W_W_WREADY;
	assign Inputs_S2M[0][72] = S2M0_W_B_BVALID;
	assign Inputs_S2M[0][71:64] = S2M0_W_B_BUSER;
	assign Inputs_S2M[0][63:62] = S2M0_W_B_BRESP;
	assign Inputs_S2M[0][61:54] = S2M0_W_B_BID;
	assign Inputs_S2M[0][53] = S2M0_W_AW_AWREADY;
	assign Inputs_S2M[0][52] = S2M0_R_R_RVALID;
	assign Inputs_S2M[0][51:44] = S2M0_R_R_RUSER;
	assign Inputs_S2M[0][43] = S2M0_R_R_RLAST;
	assign Inputs_S2M[0][42:41] = S2M0_R_R_RRESP;
	assign Inputs_S2M[0][40:33] = S2M0_R_R_RDATA3;
	assign Inputs_S2M[0][32:25] = S2M0_R_R_RDATA2;
	assign Inputs_S2M[0][24:17] = S2M0_R_R_RDATA1;
	assign Inputs_S2M[0][16:9] = S2M0_R_R_RDATA0;
	assign Inputs_S2M[0][8:1] = S2M0_R_R_RID;
	assign Inputs_S2M[0][0] = S2M0_R_AR_ARREADY;
	assign Inputs_S2M[1][73] = S2M1_W_W_WREADY;
	assign Inputs_S2M[1][72] = S2M1_W_B_BVALID;
	assign Inputs_S2M[1][71:64] = S2M1_W_B_BUSER;
	assign Inputs_S2M[1][63:62] = S2M1_W_B_BRESP;
	assign Inputs_S2M[1][61:54] = S2M1_W_B_BID;
	assign Inputs_S2M[1][53] = S2M1_W_AW_AWREADY;
	assign Inputs_S2M[1][52] = S2M1_R_R_RVALID;
	assign Inputs_S2M[1][51:44] = S2M1_R_R_RUSER;
	assign Inputs_S2M[1][43] = S2M1_R_R_RLAST;
	assign Inputs_S2M[1][42:41] = S2M1_R_R_RRESP;
	assign Inputs_S2M[1][40:33] = S2M1_R_R_RDATA3;
	assign Inputs_S2M[1][32:25] = S2M1_R_R_RDATA2;
	assign Inputs_S2M[1][24:17] = S2M1_R_R_RDATA1;
	assign Inputs_S2M[1][16:9] = S2M1_R_R_RDATA0;
	assign Inputs_S2M[1][8:1] = S2M1_R_R_RID;
	assign Inputs_S2M[1][0] = S2M1_R_AR_ARREADY;
	assign AXI4InteconnectModule_L40F29T66_Enumerable[0] = Inputs_M2S[0][83:0];
	assign AXI4InteconnectModule_L40F29T66_Enumerable[1] = Inputs_M2S[1][83:0];
	assign AXI4InteconnectModule_L41F30T67_Enumerable[0] = Inputs_S2M[0][52:0];
	assign AXI4InteconnectModule_L41F30T67_Enumerable[1] = Inputs_S2M[1][52:0];
	assign readInterconnect_iLeft[0] = AXI4InteconnectModule_L40F29T66_Enumerable[0];
	assign readInterconnect_iLeft[1] = AXI4InteconnectModule_L40F29T66_Enumerable[1];
	assign readInterconnect_iRight[0] = AXI4InteconnectModule_L41F30T67_Enumerable[0];
	assign readInterconnect_iRight[1] = AXI4InteconnectModule_L41F30T67_Enumerable[1];
	assign AXI4InteconnectModule_L48F29T66_Enumerable[0] = Inputs_M2S[0][221:84];
	assign AXI4InteconnectModule_L48F29T66_Enumerable[1] = Inputs_M2S[1][221:84];
	assign AXI4InteconnectModule_L49F30T67_Enumerable[0] = Inputs_S2M[0][73:53];
	assign AXI4InteconnectModule_L49F30T67_Enumerable[1] = Inputs_S2M[1][73:53];
	assign writeInterconnect_iLeft[0] = AXI4InteconnectModule_L48F29T66_Enumerable[0];
	assign writeInterconnect_iLeft[1] = AXI4InteconnectModule_L48F29T66_Enumerable[1];
	assign writeInterconnect_iRight[0] = AXI4InteconnectModule_L49F30T67_Enumerable[0];
	assign writeInterconnect_iRight[1] = AXI4InteconnectModule_L49F30T67_Enumerable[1];
	assign readInterconnect_iLeft0_readInterconnect_iLeft_HardLink = readInterconnect_iLeft[0];
	assign readInterconnect_iLeft1_readInterconnect_iLeft_HardLink = readInterconnect_iLeft[1];
	assign readInterconnect_iRight0_readInterconnect_iRight_HardLink = readInterconnect_iRight[0];
	assign readInterconnect_iRight1_readInterconnect_iRight_HardLink = readInterconnect_iRight[1];
	assign writeInterconnect_iLeft0_writeInterconnect_iLeft_HardLink = writeInterconnect_iLeft[0];
	assign writeInterconnect_iLeft1_writeInterconnect_iLeft_HardLink = writeInterconnect_iLeft[1];
	assign writeInterconnect_iRight0_writeInterconnect_iRight_HardLink = writeInterconnect_iRight[0];
	assign writeInterconnect_iRight1_writeInterconnect_iRight_HardLink = writeInterconnect_iRight[1];
	// [BEGIN USER ARCHITECTURE]
	// [END USER ARCHITECTURE]
endmodule
