#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue May  6 21:24:59 2014
# Process ID: 27196
# Log file: /home/raghu/work/vivadoProjects/bmm/vivado.log
# Journal file: /home/raghu/work/vivadoProjects/bmm/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /home/raghu/tools/xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project /home/raghu/work/vivadoProjects/bmm/dma3.xpr
INFO: [Project 1-313] Project file moved from '/home/raghu/work/projects/dma3' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_simple_top_0_0/dma3_simple_top_0_0.upgrade_log', nor could it be found using path '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_simple_top_0_0/dma3_simple_top_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/ip/dma3_simple_top_0_1/dma3_simple_top_0_1.upgrade_log', nor could it be found using path '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_simple_top_0_1/dma3_simple_top_0_1.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/vivadoProjects/bmm/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/vivadoProjects/bmm/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/vivadoProjects/bmm/hls/fe_top/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/home/raghu/tools/xilinx/Vivado/2013.3/data/ip'.
open_project: Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 4684.613 ; gain = 277.840
set_property board em.avnet.com:zynq:zed:d [current_project]
WARNING: [Project 1-153] The current project part 'xc7z045ffg900-2' does not match with the 'EM.AVNET.COM:ZYNQ:ZED:D' board part settings. The project part will be reset to 'EM.AVNET.COM:ZYNQ:ZED:D' board part.
INFO: [Project 1-152] Project part set to zynq (xc7z020clg484-1)
open_bd_design {/home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/dma3.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:hls:fe_top:8.0 - fe_top_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_0
Adding component instance block -- xilinx.com:hls:bmm_top:20.0 - bmm_top_0
Adding component instance block -- xilinx.com:hls:bmm_top:20.0 - bmm_top_1
Adding component instance block -- xilinx.com:hls:bmm_top:20.0 - bmm_top_2
Adding component instance block -- xilinx.com:hls:bmm_top:20.0 - bmm_top_3
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_outblk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_outblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_outblk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_outblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_outblk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_outblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_outblk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_outblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <dma3> from BD file </home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/dma3.bd>
open_bd_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:09 . Memory (MB): peak = 4889.312 ; gain = 112.875
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
report_ip_status -name ip_status_1 
current_bd_design dma3
upgrade_bd_cells [get_bd_cells [list /block2_b/blk_mem_gen_inblk /block3_b/blk_mem_gen_inblk /blkA/blk_mem_gen_inblk /ctrl_axilite_intercon /block0_b/blk_mem_gen_inblk /cdma_sg_intercon /axi_interconnect_1 /block2_ab/blk_mem_gen_outblk /cdma_bram_intercon /block1_b/blk_mem_gen_inblk /block3_ab/blk_mem_gen_outblk /bmm_top_0 /block0_ab/blk_mem_gen_outblk /bmm_top_1 /bmm_top_2 /bmm_top_3 /proc_sys_reset /block2_ab/bram_ctrl_outblk /block3_ab/bram_ctrl_outblk /block0_ab/bram_ctrl_outblk /block1_ab/bram_ctrl_outblk /block2_b/bram_ctrl_in_blk /fe_top_0 /block3_b/bram_ctrl_in_blk /block1_ab/blk_mem_gen_outblk /blkA/bram_ctrl_in_blk /block0_b/bram_ctrl_in_blk /block1_b/bram_ctrl_in_blk /axi_cdma_0 /processing_system7_0 /blocka_ic /bmm_bram_ic0 /axi_interconnect_0 /axi_dwidth_converter_0 ] ]
INFO: [IP_Flow 19-3420] Updated dma3_blk_mem_gen_inblk_12 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_blk_mem_gen_inblk_15 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_blk_mem_gen_inblk_17 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_processing_system7_0_axi_periph_1 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_blk_mem_gen_inblk_19 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_axi_mem_intercon_1_7 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_axi_interconnect_1_15 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_blk_mem_gen_outblk_13 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_axi_mem_intercon_2 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_blk_mem_gen_inblk_21 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_blk_mem_gen_outblk_16 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_bmm_top_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_blk_mem_gen_outblk_18 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_bmm_top_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_bmm_top_0_3 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_bmm_top_0_4 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_proc_sys_reset_1 to use current project options
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [IP_Flow 19-3420] Updated dma3_bram_ctrl_outblk_11 to use current project options
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [IP_Flow 19-3420] Updated dma3_bram_ctrl_outblk_14 to use current project options
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [IP_Flow 19-3420] Updated dma3_bram_ctrl_outblk_16 to use current project options
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [IP_Flow 19-3420] Updated dma3_bram_ctrl_outblk_18 to use current project options
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [IP_Flow 19-3420] Updated dma3_bram_ctrl_in_blk_10 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_fe_top_0_0 to use current project options
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [IP_Flow 19-3420] Updated dma3_bram_ctrl_in_blk_13 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_blk_mem_gen_outblk_20 to use current project options
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [IP_Flow 19-3420] Updated dma3_bram_ctrl_in_blk_15 to use current project options
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [IP_Flow 19-3420] Updated dma3_bram_ctrl_in_blk_17 to use current project options
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.MEM_DEPTH = 8192
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.MEM_DEPTH = 4096
INFO: [IP_Flow 19-3420] Updated dma3_bram_ctrl_in_blk_19 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_axi_cdma_0_0 to use current project options
INFO: [PS7-6] Configuring Board Preset zc706. Please wait ......
INFO: [IP_Flow 19-3420] Updated dma3_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_axi_interconnect_0_12 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_axi_interconnect_0_13 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_axi_interconnect_0_14 to use current project options
INFO: [IP_Flow 19-3420] Updated dma3_axi_dwidth_converter_0_1 to use current project options
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
upgrade_bd_cells: Time (s): cpu = 00:03:45 ; elapsed = 00:03:18 . Memory (MB): peak = 4984.543 ; gain = 95.113
report_ip_status -name ip_status_1 
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_17: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells blkA/blk_mem_gen_inblk]
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_19: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_19: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_19: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block0_b/blk_mem_gen_inblk]
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_18: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block0_ab/blk_mem_gen_outblk]
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_21: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_21: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_21: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block1_b/blk_mem_gen_inblk]
endgroup
startgroup
1
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block2_b/blk_mem_gen_inblk]
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block3_b/blk_mem_gen_inblk]
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block1_ab/blk_mem_gen_outblk]
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block2_b/blk_mem_gen_inblk]
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block2_ab/blk_mem_gen_outblk]
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells block3_ab/blk_mem_gen_outblk]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_outblk_16: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
set_property range 32K [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_outblk_Mem01}]
set_property range 32K [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 32K [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_in_blk_Mem02}]
set_property range 32K [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 32K [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_in_blk_Mem01}]
set_property range 32K [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 32K [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_outblk_Mem03}]
set_property range 32K [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_in_blk_Mem04}]
set_property range 32K [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem03}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem06}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem05}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem07}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem08}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem05}]
set_property range 32K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem06}]
set_property range 32K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 32K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 32K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem03}]
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
reset_run synth_1
reset_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5112.758 ; gain = 3.996
launch_runs impl_1 -to_step write_bitstream
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_15: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_16: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_17: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_18: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_19: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_10: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_11: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_13: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_outblk_14: value of PARAM_VALUE.MEM_DEPTH = 1024
CRITICAL WARNING: [BD 41-1265] </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> and </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> are of different types but mapped into related masters </axi_cdma_0/Data_SG> and </axi_cdma_0/Data> at the same offset
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blocka_ic/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_ic0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_ic0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_0/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blocka_ic/s02_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_ic0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_ic0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_1/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blocka_ic/s01_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s02_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s03_couplers/auto_us/S_AXI(0) and /bmm_top_2/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blocka_ic/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B1(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B2(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /bmm_top_3/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /cdma_bram_intercon/xbar/S00_AXI(1) and /axi_cdma_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /cdma_bram_intercon/xbar/S00_AXI(256) and /axi_cdma_0/M_AXI(16)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_1/xbar/S00_AXI(1) and /axi_dwidth_converter_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_interconnect_1/xbar/S00_AXI(256) and /axi_dwidth_converter_0/M_AXI(2)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTB(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTB(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block0_ab/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /block0_ab/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block0_b/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /block0_b/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block1_ab/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /block1_ab/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block1_b/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /block1_b/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block2_b/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /block2_b/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block2_ab/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /block2_ab/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block3_b/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /block3_b/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /block3_ab/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /block3_ab/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP2(6) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(0)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_interconnect_0/xbar/S04_AXI(3) and /axi_interconnect_1/xbar/M00_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_interconnect_0/xbar/S04_AXI(1) and /axi_interconnect_1/xbar/M00_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_interconnect_0/xbar/S04_AXI(256) and /axi_interconnect_1/xbar/M00_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_ic0/xbar/S04_AXI(3) and /axi_interconnect_1/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_ic0/xbar/S04_AXI(1) and /axi_interconnect_1/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /bmm_bram_ic0/xbar/S04_AXI(256) and /axi_interconnect_1/xbar/M01_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /blocka_ic/xbar/S04_AXI(3) and /axi_interconnect_1/xbar/M02_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /blocka_ic/xbar/S04_AXI(1) and /axi_interconnect_1/xbar/M02_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /blocka_ic/xbar/S04_AXI(256) and /axi_interconnect_1/xbar/M02_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /cdma_bram_intercon/m00_couplers/auto_pc/M_AXI(0)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /blocka_ic/xbar/S00_AXI(3) and /blocka_ic/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /blocka_ic/xbar/S00_AXI(1) and /blocka_ic/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /blocka_ic/xbar/S00_AXI(2) and /blocka_ic/s00_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /blocka_ic/xbar/S00_AXI(2) and /blocka_ic/s00_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /blocka_ic/xbar/S00_AXI(256) and /blocka_ic/s00_couplers/auto_us/M_AXI(32)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /blocka_ic/xbar/S01_AXI(3) and /blocka_ic/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /blocka_ic/xbar/S01_AXI(1) and /blocka_ic/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /blocka_ic/xbar/S01_AXI(2) and /blocka_ic/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /blocka_ic/xbar/S01_AXI(2) and /blocka_ic/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /blocka_ic/xbar/S01_AXI(256) and /blocka_ic/s01_couplers/auto_us/M_AXI(32)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /blocka_ic/xbar/S02_AXI(3) and /blocka_ic/s02_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /blocka_ic/xbar/S02_AXI(1) and /blocka_ic/s02_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /blocka_ic/xbar/S02_AXI(2) and /blocka_ic/s02_couplers/auto_us/M_AXI(1)
INFO: [Common 17-14] Message 'BD 41-237' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/bmm_top_0/m_axi_b1_BUSER
/bmm_top_0/m_axi_b1_RUSER
/bmm_top_0/m_axi_b2_BUSER
/bmm_top_0/m_axi_b2_RUSER
/bmm_top_0/m_axi_b3_BUSER
/bmm_top_0/m_axi_b3_RUSER
/bmm_top_1/m_axi_b1_BUSER
/bmm_top_1/m_axi_b1_RUSER
/bmm_top_1/m_axi_b2_BUSER
/bmm_top_1/m_axi_b2_RUSER
/bmm_top_1/m_axi_b3_BUSER
/bmm_top_1/m_axi_b3_RUSER
/bmm_top_2/m_axi_b1_BUSER
/bmm_top_2/m_axi_b1_RUSER
/bmm_top_2/m_axi_b2_BUSER
/bmm_top_2/m_axi_b2_RUSER
/bmm_top_2/m_axi_b3_BUSER
/bmm_top_2/m_axi_b3_RUSER
/bmm_top_3/m_axi_b1_BUSER
/bmm_top_3/m_axi_b1_RUSER
/bmm_top_3/m_axi_b2_BUSER
/bmm_top_3/m_axi_b2_RUSER
/bmm_top_3/m_axi_b3_BUSER
/bmm_top_3/m_axi_b3_RUSER
/fe_top_0/idle
/fe_top_0/done
/fe_top_0/s_axi_CONTROL_AWADDR
/fe_top_0/s_axi_CONTROL_AWVALID
/fe_top_0/s_axi_CONTROL_WDATA
/fe_top_0/s_axi_CONTROL_WSTRB
/fe_top_0/s_axi_CONTROL_WVALID
/fe_top_0/s_axi_CONTROL_BREADY
/fe_top_0/s_axi_CONTROL_ARADDR
/fe_top_0/s_axi_CONTROL_ARVALID
/fe_top_0/s_axi_CONTROL_RREADY

WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/addra'(11) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/web'(1) to net 'bram_ctrl_in_blk_bram_portb_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/addrb'(11) to net 'bram_ctrl_in_blk_bram_portb_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block0_ab/blk_mem_gen_outblk/wea'(1) to net 'bram_ctrl_outblk_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block0_ab/blk_mem_gen_outblk/addra'(11) to net 'bram_ctrl_outblk_bram_porta_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block0_b/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block0_b/blk_mem_gen_inblk/addra'(11) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block1_ab/blk_mem_gen_outblk/wea'(1) to net 'bram_ctrl_outblk_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block1_ab/blk_mem_gen_outblk/addra'(11) to net 'bram_ctrl_outblk_bram_porta_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block1_b/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block1_b/blk_mem_gen_inblk/addra'(11) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block2_b/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block2_b/blk_mem_gen_inblk/addra'(11) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block2_ab/blk_mem_gen_outblk/wea'(1) to net 'bram_ctrl_outblk_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block2_ab/blk_mem_gen_outblk/addra'(11) to net 'bram_ctrl_outblk_bram_porta_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block3_b/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block3_b/blk_mem_gen_inblk/addra'(11) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block3_ab/blk_mem_gen_outblk/wea'(1) to net 'bram_ctrl_outblk_bram_porta_WE'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/block3_ab/blk_mem_gen_outblk/addra'(11) to net 'bram_ctrl_outblk_bram_porta_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S00_AXI_awlock'(1) to net 'bmm_top_3_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S00_AXI_arlock'(1) to net 'bmm_top_3_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S01_AXI_awlock'(1) to net 'bmm_top_2_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S01_AXI_arlock'(1) to net 'bmm_top_2_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S02_AXI_awlock'(1) to net 'bmm_top_1_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S02_AXI_arlock'(1) to net 'bmm_top_1_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blocka_ic/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S00_AXI_awlock'(1) to net 'bmm_top_1_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S00_AXI_arlock'(1) to net 'bmm_top_1_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S01_AXI_awlock'(1) to net 'bmm_top_1_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S01_AXI_arlock'(1) to net 'bmm_top_1_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S02_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S02_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_ic0/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_awlock'(1) to net 'bmm_top_3_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S00_AXI_arlock'(1) to net 'bmm_top_3_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_awlock'(1) to net 'bmm_top_3_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S01_AXI_arlock'(1) to net 'bmm_top_3_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_awlock'(1) to net 'bmm_top_2_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S02_AXI_arlock'(1) to net 'bmm_top_2_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S03_AXI_awlock'(1) to net 'bmm_top_2_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/S03_AXI_arlock'(1) to net 'bmm_top_2_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:bmm_top_0_ap_idle is not connected to a valid source.
WARNING: [BD 41-166] The net:bmm_top_0_ap_done is not connected to a valid source.
Verilog Output written to : dma3.v
Verilog Output written to : dma3_wrapper.v
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
Delivering 'Vivado Synthesis' files for IP 'dma3_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_proc_sys_reset_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_proc_sys_reset_1'.
Delivering 'Implementation' files for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_fe_top_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_1 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_10' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_10'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_b/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_12' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_12'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_b/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_outblk_11' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_outblk_11'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_ab/bram_ctrl_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_outblk_13' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_outblk_13'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_ab/blk_mem_gen_outblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_2 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_13' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_13'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_b/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_15' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_15'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_b/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_outblk_14' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_outblk_14'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_ab/bram_ctrl_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_outblk_16' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_outblk_16'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_ab/blk_mem_gen_outblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_3 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_15' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_15'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_17' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_17'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_outblk_16' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_outblk_16'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_ab/bram_ctrl_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_outblk_18' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_outblk_18'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_ab/blk_mem_gen_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_17' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_17'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_b/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_19' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_19'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_b/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_outblk_18' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_outblk_18'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_ab/bram_ctrl_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_outblk_20' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_outblk_20'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_ab/blk_mem_gen_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_19' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_19'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_b/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_21' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_21'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_b/blk_mem_gen_inblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_axi_dwidth_converter_0_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dwidth_converter_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_14'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_15'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_1/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_16'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_17'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_18'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_19'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_192'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_193'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_194'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_50'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s00_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_51'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s01_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_52'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s02_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_53'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s03_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_54'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s00_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_55'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s01_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_56'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s02_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_57'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s03_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_58'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_59'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s01_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_60'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s02_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_us_61'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s03_couplers/auto_us .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design dma3
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_b/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_b/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_ab/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block2_ab/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_b/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_b/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_ab/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block3_ab/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_ab/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_ab/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_b/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block0_b/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_ab/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_ab/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_b/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /block1_b/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blocka_ic/s03_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_ic0/s03_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s03_couplers/auto_us .
[Tue May  6 21:44:56 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/vivadoProjects/bmm/dma3.runs/synth_1/runme.log
[Tue May  6 21:44:56 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/vivadoProjects/bmm/dma3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:16 ; elapsed = 00:02:03 . Memory (MB): peak = 5117.551 ; gain = 4.793
open_run impl_1
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /home/raghu/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /home/raghu/tools/xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/raghu/work/vivadoProjects/bmm/.Xil/Vivado-27196-wallace/dcp/dma3_wrapper.xdc]
Finished Parsing XDC File [/home/raghu/work/vivadoProjects/bmm/.Xil/Vivado-27196-wallace/dcp/dma3_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5817.336 ; gain = 41.000
Restoring placement.
Restored 13089 out of 13089 XDEF sites from archive | CPU: 16.920000 secs | Memory: 127.825302 MB |
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 30 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:01:53 ; elapsed = 00:02:21 . Memory (MB): peak = 6063.871 ; gain = 934.320
export_hardware [get_files /home/raghu/work/vivadoProjects/bmm/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/raghu/work/vivadoProjects/bmm/dma3.runs/impl_1/dma3_wrapper_bd.bmm
Exporting to file /home/raghu/work/vivadoProjects/bmm/dma3.sdk/SDK/SDK_Export/hw/dma3.xml
INFO: [BD 41-436] exporting bit file '/home/raghu/work/vivadoProjects/bmm/dma3.runs/impl_1/dma3_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 6071.871 ; gain = 8.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  7 00:43:24 2014...
