[12/15 03:01:04      0s] 
[12/15 03:01:04      0s] Cadence Innovus(TM) Implementation System.
[12/15 03:01:04      0s] Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/15 03:01:04      0s] 
[12/15 03:01:04      0s] Version:	v22.33-s094_1, built Fri Aug 25 16:48:21 PDT 2023
[12/15 03:01:04      0s] Options:	
[12/15 03:01:04      0s] Date:		Sun Dec 15 03:01:04 2024
[12/15 03:01:04      0s] Host:		ei-vm-011 (x86_64 w/Linux 4.18.0-553.30.1.el8_10.x86_64) (24cores*24cpus*QEMU Virtual CPU version 2.5+ 512KB)
[12/15 03:01:04      0s] OS:		Red Hat Enterprise Linux 8.10 (Green Obsidian)
[12/15 03:01:04      0s] 
[12/15 03:01:04      0s] License:
[12/15 03:01:04      0s] 		[03:01:04.433988] Configured Lic search path (21.01-s002): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[12/15 03:01:04      0s] 		invs	Innovus Implementation System	22.1	checkout succeeded
[12/15 03:01:04      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/15 03:01:22     11s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v22.33-s094_1 (64bit) 08/25/2023 16:48 (Linux 3.10.0-693.el7.x86_64)
[12/15 03:01:26     13s] @(#)CDS: NanoRoute 22.33-s094_1 NR230808-0153/22_13-UB (database version 18.20.615_1) {superthreading v2.20}
[12/15 03:01:26     13s] @(#)CDS: AAE 22.13-s029 (64bit) 08/25/2023 (Linux 3.10.0-693.el7.x86_64)
[12/15 03:01:26     13s] @(#)CDS: CTE 22.13-s030_1 () Aug 22 2023 02:51:11 ( )
[12/15 03:01:26     13s] @(#)CDS: SYNTECH 22.13-s015_1 () Aug 20 2023 22:21:55 ( )
[12/15 03:01:26     13s] @(#)CDS: CPE v22.13-s082
[12/15 03:01:26     13s] @(#)CDS: IQuantus/TQuantus 21.2.2-s211 (64bit) Tue Jun 20 22:12:10 PDT 2023 (Linux 3.10.0-693.el7.x86_64)
[12/15 03:01:26     13s] @(#)CDS: OA 22.60-p088 Tue Mar 21 03:05:14 2023
[12/15 03:01:26     13s] @(#)CDS: SGN 22.20-d001 (02-Jan-2023) (64 bit executable, TkQt5.9.1)
[12/15 03:01:26     13s] @(#)CDS: RCDB 11.15.0
[12/15 03:01:26     13s] @(#)CDS: STYLUS 22.11-s006_1 (04/03/2023 03:37 PDT)
[12/15 03:01:26     13s] @(#)CDS: IntegrityPlanner-22.13-12028 (22.13) (2023-07-13 13:54:54+0800)
[12/15 03:01:26     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_125374_ei-vm-011_cae1_dtfKEJ.

[12/15 03:01:26     13s] Change the soft stacksize limit to 0.2%RAM (256 mbytes). Set global soft_stack_size_limit to change the value.
[12/15 03:01:28     14s] 
[12/15 03:01:28     14s] **INFO:  MMMC transition support version v31-84 
[12/15 03:01:28     14s] 
[12/15 03:01:28     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/15 03:01:28     14s] <CMD> suppressMessage ENCEXT-2799
[12/15 03:01:28     14s] <CMD> getVersion
[12/15 03:01:28     14s] <CMD> getVersion
[12/15 03:01:29     14s] <CMD> getVersion
[12/15 03:01:29     14s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[12/15 03:01:29     14s] [INFO] Loading Pegasus 23.11 fill procedures
[12/15 03:01:29     14s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/15 03:01:29     14s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/15 03:01:29     14s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/15 03:01:29     14s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/15 03:01:29     14s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[12/15 03:01:29     14s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[12/15 03:01:30     14s] <CMD> win
[12/15 03:01:30     14s] <CMD> set enc_check_rename_command_name 1
[12/15 03:02:12     17s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/15 03:02:12     17s] <CMD> set conf_qxconf_file NULL
[12/15 03:02:12     17s] <CMD> set conf_qxlib_file NULL
[12/15 03:02:12     17s] <CMD> set dbgDualViewAwareXTree 1
[12/15 03:02:12     17s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[12/15 03:02:12     17s] <CMD> set defHierChar /
[12/15 03:02:12     17s] <CMD> set distributed_client_message_echo 1
[12/15 03:02:12     17s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/15 03:02:12     17s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[12/15 03:02:12     17s] <CMD> set enc_check_rename_command_name 1
[12/15 03:02:12     17s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/15 03:02:12     17s] <CMD> set init_design_uniquify 1
[12/15 03:02:12     17s] <CMD> set init_gnd_net {VSS VSSA VSSD VSSIO_Q VSSIO G_CORE}
[12/15 03:02:12     17s] <CMD> set init_lef_file {lef/sky130_scl_9T.tlef lef/sky130_scl_9T.lef lef/IO/sky130_fd_io__corner_bus_overlay.lef lef/IO/sky130_fd_io__top_gpio_ovtv2.lef lef/IO/sky130_fd_io__top_ground_hvc_wpad.lef lef/IO/sky130_fd_io__top_power_hvc_wpadv2.lef}
[12/15 03:02:12     17s] <CMD> set init_mmmc_file Fabric.view
[12/15 03:02:12     17s] <CMD> set init_original_verilog_files SRC/comb_fabric.v
[12/15 03:02:12     17s] <CMD> set init_pwr_net {VDD VDDIO VDDIO_Q VDDA VCCD VSWITCH VCCHIB P_CORE AMUXBUS_A AMUXBUS_B}
[12/15 03:02:12     17s] <CMD> set init_verilog SRC/post_synth_fabric_netlist.v
[12/15 03:02:12     17s] <CMD> get_message -id GLOBAL-100 -suppress
[12/15 03:02:12     17s] <CMD> get_message -id GLOBAL-100 -suppress
[12/15 03:02:12     17s] <CMD> set latch_time_borrow_mode max_borrow
[12/15 03:02:12     17s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[12/15 03:02:12     17s] <CMD> set pegDefaultResScaleFactor 1
[12/15 03:02:12     17s] <CMD> set pegDetailResScaleFactor 1
[12/15 03:02:12     17s] <CMD> set pegEnableDualViewForTQuantus 1
[12/15 03:02:12     17s] <CMD> get_message -id GLOBAL-100 -suppress
[12/15 03:02:12     17s] <CMD> get_message -id GLOBAL-100 -suppress
[12/15 03:02:12     17s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/15 03:02:12     17s] <CMD> set spgUnflattenIlmInCheckPlace 2
[12/15 03:02:12     17s] <CMD> set timing_library_ca_derate_data_consistency 0
[12/15 03:02:12     17s] <CMD> get_message -id GLOBAL-100 -suppress
[12/15 03:02:12     17s] <CMD> get_message -id GLOBAL-100 -suppress
[12/15 03:02:12     17s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[12/15 03:02:12     17s] <CMD> set defStreamOutCheckUncolored false
[12/15 03:02:12     17s] <CMD> set init_lef_check_antenna 1
[12/15 03:02:12     17s] <CMD> set init_verilog_tolerate_port_mismatch 0
[12/15 03:02:12     17s] <CMD> set lefdefInputCheckColoredShape 0
[12/15 03:02:12     17s] <CMD> set load_netlist_ignore_undefined_cell 1
[12/15 03:02:17     17s] <CMD> set init_mmmc_file Fabric1.view
[12/15 03:02:17     17s] <CMD> init_design
[12/15 03:02:17     17s] #% Begin Load MMMC data ... (date=12/15 03:02:17, mem=1457.8M)
[12/15 03:02:17     17s] #% End Load MMMC data ... (date=12/15 03:02:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1458.6M, current mem=1458.6M)
[12/15 03:02:17     17s] 
[12/15 03:02:17     17s] Loading LEF file lef/sky130_scl_9T.tlef ...
[12/15 03:02:17     17s] 
[12/15 03:02:17     17s] Loading LEF file lef/sky130_scl_9T.lef ...
[12/15 03:02:17     17s] Set DBUPerIGU to M2 pitch 460.
[12/15 03:02:17     17s] 
[12/15 03:02:17     17s] Loading LEF file lef/IO/sky130_fd_io__corner_bus_overlay.lef ...
[12/15 03:02:17     17s] 
[12/15 03:02:17     17s] Loading LEF file lef/IO/sky130_fd_io__top_gpio_ovtv2.lef ...
[12/15 03:02:17     17s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/15 03:02:17     17s] Type 'man IMPLF-63' for more detail.
[12/15 03:02:17     17s] 
[12/15 03:02:17     17s] Loading LEF file lef/IO/sky130_fd_io__top_ground_hvc_wpad.lef ...
[12/15 03:02:17     17s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_hvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/15 03:02:17     17s] Type 'man IMPLF-63' for more detail.
[12/15 03:02:17     17s] 
[12/15 03:02:17     17s] Loading LEF file lef/IO/sky130_fd_io__top_power_hvc_wpadv2.lef ...
[12/15 03:02:17     17s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_power_hvc_wpadv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/15 03:02:17     17s] Type 'man IMPLF-63' for more detail.
[12/15 03:02:17     17s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/IO/sky130_fd_io__top_power_hvc_wpadv2.lef at line 1013.
[12/15 03:02:17     17s] **WARN: (IMPLF-201):	Pin 'P_PAD' in macro 'sky130_fd_io__top_power_hvc_wpadv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-201' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'P_PAD' in macro 'sky130_fd_io__top_power_hvc_wpadv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-201):	Pin 'G_PAD' in macro 'sky130_fd_io__top_ground_hvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-201' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'G_PAD' in macro 'sky130_fd_io__top_ground_hvc_wpad' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'ANALOG_EN' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'ANALOG_POL' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'ANALOG_SEL' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'HLD_OVR' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'HYS_TRIM' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-201):	Pin 'IN' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-201' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'INP_DIS' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-201):	Pin 'IN_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-201' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'OE_N' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-201' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_0_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-201' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_0_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_1_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-201' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_1_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-201):	Pin 'PAD_A_NOESD_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-201' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'PAD_A_NOESD_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-201):	Pin 'TIE_HI_ESD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-201' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-201):	Pin 'TIE_LO_ESD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-201' for more detail.
[12/15 03:02:17     17s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/15 03:02:17     17s] Type 'man IMPLF-200' for more detail.
[12/15 03:02:17     17s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/15 03:02:17     17s] Loading view definition file from Fabric1.view
[12/15 03:02:17     17s] Reading MAX_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib' ...
[12/15 03:02:17     17s] Read 109 cells in library 'sky130_ss_1.62_125' 
[12/15 03:02:17     17s] Reading MIN_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib' ...
[12/15 03:02:18     17s] Read 109 cells in library 'sky130_ff_1.98_0' 
[12/15 03:02:18     17s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1536.0M, current mem=1476.4M)
[12/15 03:02:18     17s] *** End library_loading (cpu=0.01min, real=0.02min, mem=32.0M, fe_cpu=0.29min, fe_real=1.23min, fe_mem=1476.0M) ***
[12/15 03:02:18     17s] #% Begin Load netlist data ... (date=12/15 03:02:18, mem=1476.4M)
[12/15 03:02:18     17s] *** Begin netlist parsing (mem=1476.0M) ***
[12/15 03:02:18     17s] Created 109 new cells from 2 timing libraries.
[12/15 03:02:18     17s] Reading netlist ...
[12/15 03:02:18     17s] Backslashed names will retain backslash and a trailing blank character.
[12/15 03:02:18     17s] Reading verilog netlist 'SRC/post_synth_fabric_netlist.v'
[12/15 03:02:18     17s] **WARN: (IMPVL-321):	The cell sky130_fd_io__top_power_hvc_wpadv2 is defined in netlist and also in lef file, so instance, instead of hinstance, will be created for the module instantiation.
[12/15 03:02:18     17s] **WARN: (IMPVL-321):	The cell sky130_fd_io__top_ground_hvc_wpad is defined in netlist and also in lef file, so instance, instead of hinstance, will be created for the module instantiation.
[12/15 03:02:18     17s] 
[12/15 03:02:18     17s] *** Memory Usage v#1 (Current mem = 1486.039M, initial mem = 635.109M) ***
[12/15 03:02:18     17s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1486.0M) ***
[12/15 03:02:18     17s] #% End Load netlist data ... (date=12/15 03:02:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1495.1M, current mem=1495.1M)
[12/15 03:02:18     17s] Top level cell is fpga_top.
[12/15 03:02:18     17s] Hooked 218 DB cells to tlib cells.
[12/15 03:02:18     17s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1500.1M, current mem=1500.1M)
[12/15 03:02:18     17s] Starting recursive module instantiation check.
[12/15 03:02:18     17s] No recursion found.
[12/15 03:02:18     17s] Building hierarchical netlist for Cell fpga_top ...
[12/15 03:02:18     17s] ***** UseNewTieNetMode *****.
[12/15 03:02:18     17s] *** Netlist is unique.
[12/15 03:02:18     17s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[12/15 03:02:18     17s] ** info: there are 954 modules.
[12/15 03:02:18     17s] ** info: there are 11552 stdCell insts.
[12/15 03:02:18     17s] ** info: there are 44 Pad insts.
[12/15 03:02:18     17s] 
[12/15 03:02:18     17s] *** Memory Usage v#1 (Current mem = 1550.453M, initial mem = 635.109M) ***
[12/15 03:02:18     17s] Initializing I/O assignment ...
[12/15 03:02:18     17s] Adjusting Core to Left to: 0.1000. Core to Bottom to: 0.1000.
[12/15 03:02:18     17s] Start create_tracks
[12/15 03:02:18     17s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/15 03:02:18     17s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/15 03:02:18     17s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/15 03:02:18     17s] Pre-connect netlist-defined P/G connections...
[12/15 03:02:18     18s] Extraction setup Started 
[12/15 03:02:18     18s] eee: Trim Metal Layers: { }
[12/15 03:02:18     18s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/15 03:02:18     18s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[12/15 03:02:18     18s] eee: __QRC_SADV_USE_LE__ is set 0
[12/15 03:02:18     18s] eee: Metal Layer Id 1 is met1 
[12/15 03:02:18     18s] eee: Metal Layer Id 2 is met2 
[12/15 03:02:18     18s] eee: Metal Layer Id 3 is met3 
[12/15 03:02:18     18s] eee: Metal Layer Id 4 is met4 
[12/15 03:02:18     18s] eee: Metal Layer Id 5 is met5 
[12/15 03:02:18     18s] eee: Via Layer Id 33 is mcon 
[12/15 03:02:18     18s] eee: Via Layer Id 34 is via 
[12/15 03:02:18     18s] eee: Via Layer Id 35 is via2 
[12/15 03:02:18     18s] eee: Via Layer Id 36 is via3 
[12/15 03:02:18     18s] eee: Via Layer Id 37 is via4 
[12/15 03:02:18     18s] eee: Trim Metal Layers: { }
[12/15 03:02:18     18s] Generating auto layer map file.
[12/15 03:02:18     18s] eee:  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[12/15 03:02:18     18s] eee:  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[12/15 03:02:18     18s] eee:  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[12/15 03:02:18     18s] eee:  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[12/15 03:02:18     18s] eee:  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[12/15 03:02:18     18s] eee:  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[12/15 03:02:18     18s] eee:  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[12/15 03:02:18     18s] eee:  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[12/15 03:02:18     18s] eee:  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[12/15 03:02:18     18s] eee: Metal Layer Id 1 mapped to 7 
[12/15 03:02:18     18s] eee: Via Layer Id 1 mapped to 8 
[12/15 03:02:18     18s] eee: Metal Layer Id 2 mapped to 9 
[12/15 03:02:18     18s] eee: Via Layer Id 2 mapped to 10 
[12/15 03:02:18     18s] eee: Metal Layer Id 3 mapped to 11 
[12/15 03:02:18     18s] eee: Via Layer Id 3 mapped to 12 
[12/15 03:02:18     18s] eee: Metal Layer Id 4 mapped to 13 
[12/15 03:02:18     18s] eee: Via Layer Id 4 mapped to 14 
[12/15 03:02:18     18s] eee: Metal Layer Id 5 mapped to 15 
[12/15 03:02:18     18s] eee: TechFile: lef/qrcTechFile_RCgen
[12/15 03:02:18     18s] eee: HoWee: 0 0 0 0 0 
[12/15 03:02:18     18s] eee: Erosn: 0 0 0 0 0 
[12/15 03:02:18     18s] eee: pegPreRouteEnableSaveRestoreRCPatterns=1, retVal=1, doesAnyTechFileNeedExtraction=1
[12/15 03:02:18     18s] eee: Reading patterns meta data.
[12/15 03:02:18     18s] eee: PatternAvail=0, PreRoutePatternReadFailed=1
[12/15 03:02:18     18s] eee: Restore PreRoute Pattern Extraction data failed.
[12/15 03:02:18     18s] Importing multi-corner technology file(s) for preRoute extraction...
[12/15 03:02:18     18s] lef/qrcTechFile_RCgen
[12/15 03:02:18     18s] eee: Metal Layer Id 1 is met1 
[12/15 03:02:18     18s] eee: Metal Layer Id 2 is met2 
[12/15 03:02:18     18s] eee: Metal Layer Id 3 is met3 
[12/15 03:02:18     18s] eee: Metal Layer Id 4 is met4 
[12/15 03:02:18     18s] eee: Metal Layer Id 5 is met5 
[12/15 03:02:18     18s] eee: Via Layer Id 33 is mcon 
[12/15 03:02:18     18s] eee: Via Layer Id 34 is via 
[12/15 03:02:18     18s] eee: Via Layer Id 35 is via2 
[12/15 03:02:18     18s] eee: Via Layer Id 36 is via3 
[12/15 03:02:18     18s] eee: Via Layer Id 37 is via4 
[12/15 03:02:18     18s] eee: Trim Metal Layers: { }
[12/15 03:02:18     18s] Generating auto layer map file.
[12/15 03:02:18     18s] eee:  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[12/15 03:02:18     18s] eee:  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[12/15 03:02:18     18s] eee:  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[12/15 03:02:18     18s] eee:  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[12/15 03:02:18     18s] eee:  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[12/15 03:02:18     18s] eee:  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[12/15 03:02:18     18s] eee:  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[12/15 03:02:18     18s] eee:  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[12/15 03:02:18     18s] eee:  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[12/15 03:02:18     18s] eee: Metal Layer Id 1 mapped to 7 
[12/15 03:02:18     18s] eee: Via Layer Id 1 mapped to 8 
[12/15 03:02:18     18s] eee: Metal Layer Id 2 mapped to 9 
[12/15 03:02:18     18s] eee: Via Layer Id 2 mapped to 10 
[12/15 03:02:18     18s] eee: Metal Layer Id 3 mapped to 11 
[12/15 03:02:18     18s] eee: Via Layer Id 3 mapped to 12 
[12/15 03:02:18     18s] eee: Metal Layer Id 4 mapped to 13 
[12/15 03:02:18     18s] eee: Via Layer Id 4 mapped to 14 
[12/15 03:02:18     18s] eee: Metal Layer Id 5 mapped to 15 
[12/15 03:02:19     19s] Completed (cpu: 0:00:01.0 real: 0:00:01.0)
[12/15 03:02:19     19s] Set Shrink Factor to 1.00000
[12/15 03:02:19     19s] Summary of Active RC-Corners : 
[12/15 03:02:19     19s]  
[12/15 03:02:19     19s]  Analysis View: VIEW_SETUP
[12/15 03:02:19     19s]     RC-Corner Name        : RC_CORNER
[12/15 03:02:19     19s]     RC-Corner Index       : 0
[12/15 03:02:19     19s]     RC-Corner Temperature : 25 Celsius
[12/15 03:02:19     19s]     RC-Corner Cap Table   : ''
[12/15 03:02:19     19s]     RC-Corner PreRoute Res Factor         : 1
[12/15 03:02:19     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/15 03:02:19     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/15 03:02:19     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/15 03:02:19     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/15 03:02:19     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/15 03:02:19     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/15 03:02:19     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/15 03:02:19     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/15 03:02:19     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/15 03:02:19     19s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[12/15 03:02:19     19s]  
[12/15 03:02:19     19s]  Analysis View: VIEW_HOLD
[12/15 03:02:19     19s]     RC-Corner Name        : RC_CORNER
[12/15 03:02:19     19s]     RC-Corner Index       : 0
[12/15 03:02:19     19s]     RC-Corner Temperature : 25 Celsius
[12/15 03:02:19     19s]     RC-Corner Cap Table   : ''
[12/15 03:02:19     19s]     RC-Corner PreRoute Res Factor         : 1
[12/15 03:02:19     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/15 03:02:19     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/15 03:02:19     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/15 03:02:19     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/15 03:02:19     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/15 03:02:19     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/15 03:02:19     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/15 03:02:19     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/15 03:02:19     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/15 03:02:19     19s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[12/15 03:02:19     19s] eee: Trim Metal Layers: { }
[12/15 03:02:19     19s] eee: RC Grid Memory allocated=138240
[12/15 03:02:19     19s] eee: LayerId=1 widthSet size=1
[12/15 03:02:19     19s] eee: LayerId=2 widthSet size=1
[12/15 03:02:19     19s] eee: LayerId=3 widthSet size=1
[12/15 03:02:19     19s] eee: LayerId=4 widthSet size=1
[12/15 03:02:19     19s] eee: LayerId=5 widthSet size=1
[12/15 03:02:19     19s] eee: Total RC Grid memory=138240
[12/15 03:02:19     19s] Updating RC grid for preRoute extraction ...
[12/15 03:02:19     19s] eee: Metal Layers Info:
[12/15 03:02:19     19s] eee: L: met1 met2 met3 met4 met5
[12/15 03:02:19     19s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/15 03:02:19     19s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/15 03:02:19     19s] eee: pegSigSF=1.070000
[12/15 03:02:19     19s] Initializing multi-corner resistance tables ...
[12/15 03:02:19     19s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/15 03:02:19     19s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/15 03:02:19     19s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/15 03:02:19     19s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/15 03:02:19     19s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/15 03:02:19     19s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:02:19     19s] eee: LAM-FP: thresh=1 ; dimX=4217.391304 ; dimY=4217.391304 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/15 03:02:19     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.332500 newSi=0.000000 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/15 03:02:19     19s] eee: NetCapCache creation started. (Current Mem: 1804.680M) 
[12/15 03:02:19     19s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 1804.680M) 
[12/15 03:02:19     19s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[12/15 03:02:19     19s] *Info: initialize multi-corner CTS.
[12/15 03:02:19     19s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1816.0M, current mem=1570.9M)
[12/15 03:02:19     19s] Reading timing constraints file 'SDC/fabric.sdc' ...
[12/15 03:02:19     19s] Current (total cpu=0:00:19.3, real=0:01:15, peak res=1948.5M, current mem=1948.5M)
[12/15 03:02:20     19s] INFO (CTE): Constraints read successfully.
[12/15 03:02:20     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.7, real=0:00:01.0, peak res=2001.6M, current mem=2001.6M)
[12/15 03:02:20     20s] Current (total cpu=0:00:20.0, real=0:01:16, peak res=2001.6M, current mem=2001.6M)
[12/15 03:02:20     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/15 03:02:20     20s] 
[12/15 03:02:20     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/15 03:02:20     20s] Summary for sequential cells identification: 
[12/15 03:02:20     20s]   Identified SBFF number: 16
[12/15 03:02:20     20s]   Identified MBFF number: 0
[12/15 03:02:20     20s]   Identified SB Latch number: 0
[12/15 03:02:20     20s]   Identified MB Latch number: 0
[12/15 03:02:20     20s]   Not identified SBFF number: 0
[12/15 03:02:20     20s]   Not identified MBFF number: 0
[12/15 03:02:20     20s]   Not identified SB Latch number: 0
[12/15 03:02:20     20s]   Not identified MB Latch number: 0
[12/15 03:02:20     20s]   Number of sequential cells which are not FFs: 3
[12/15 03:02:20     20s] Total number of combinational cells: 87
[12/15 03:02:20     20s] Total number of sequential cells: 19
[12/15 03:02:20     20s] Total number of tristate cells: 3
[12/15 03:02:20     20s] Total number of level shifter cells: 0
[12/15 03:02:20     20s] Total number of power gating cells: 0
[12/15 03:02:20     20s] Total number of isolation cells: 0
[12/15 03:02:20     20s] Total number of power switch cells: 0
[12/15 03:02:20     20s] Total number of pulse generator cells: 0
[12/15 03:02:20     20s] Total number of always on buffers: 0
[12/15 03:02:20     20s] Total number of retention cells: 0
[12/15 03:02:20     20s] Total number of physical cells: 0
[12/15 03:02:20     20s] List of usable buffers: BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8
[12/15 03:02:20     20s] Total number of usable buffers: 7
[12/15 03:02:20     20s] List of unusable buffers:
[12/15 03:02:20     20s] Total number of unusable buffers: 0
[12/15 03:02:20     20s] List of usable inverters: CLKINVX1 INVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX16 INVX2 INVX4 INVX8
[12/15 03:02:20     20s] Total number of usable inverters: 9
[12/15 03:02:20     20s] List of unusable inverters:
[12/15 03:02:20     20s] Total number of unusable inverters: 0
[12/15 03:02:20     20s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[12/15 03:02:20     20s] Total number of identified usable delay cells: 4
[12/15 03:02:20     20s] List of identified unusable delay cells:
[12/15 03:02:20     20s] Total number of identified unusable delay cells: 0
[12/15 03:02:20     20s] 
[12/15 03:02:20     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/15 03:02:20     20s] 
[12/15 03:02:20     20s] TimeStamp Deleting Cell Server Begin ...
[12/15 03:02:20     20s] 
[12/15 03:02:20     20s] TimeStamp Deleting Cell Server End ...
[12/15 03:02:20     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2010.9M, current mem=2003.6M)
[12/15 03:02:20     20s] 
[12/15 03:02:20     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 03:02:20     20s] Summary for sequential cells identification: 
[12/15 03:02:20     20s]   Identified SBFF number: 16
[12/15 03:02:20     20s]   Identified MBFF number: 0
[12/15 03:02:20     20s]   Identified SB Latch number: 0
[12/15 03:02:20     20s]   Identified MB Latch number: 0
[12/15 03:02:20     20s]   Not identified SBFF number: 0
[12/15 03:02:20     20s]   Not identified MBFF number: 0
[12/15 03:02:20     20s]   Not identified SB Latch number: 0
[12/15 03:02:20     20s]   Not identified MB Latch number: 0
[12/15 03:02:20     20s]   Number of sequential cells which are not FFs: 3
[12/15 03:02:20     20s]  Visiting view : VIEW_SETUP
[12/15 03:02:20     20s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/15 03:02:20     20s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/15 03:02:20     20s]  Visiting view : VIEW_HOLD
[12/15 03:02:20     20s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/15 03:02:20     20s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/15 03:02:20     20s] TLC MultiMap info (StdDelay):
[12/15 03:02:20     20s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/15 03:02:20     20s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/15 03:02:20     20s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/15 03:02:20     20s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/15 03:02:20     20s]  Setting StdDelay to: 58.5ps
[12/15 03:02:20     20s] 
[12/15 03:02:20     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 03:02:20     20s] 
[12/15 03:02:20     20s] TimeStamp Deleting Cell Server Begin ...
[12/15 03:02:20     20s] 
[12/15 03:02:20     20s] TimeStamp Deleting Cell Server End ...
[12/15 03:02:20     20s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_power_hvc_wpadv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/15 03:02:20     20s] Type 'man IMPSYC-2' for more detail.
[12/15 03:02:20     20s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_ground_hvc_wpad; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/15 03:02:20     20s] Type 'man IMPSYC-2' for more detail.
[12/15 03:02:20     20s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_gpio_ovtv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/15 03:02:20     20s] Type 'man IMPSYC-2' for more detail.
[12/15 03:02:20     20s] 
[12/15 03:02:20     20s] *** Summary of all messages that are not suppressed in this session:
[12/15 03:02:20     20s] Severity  ID               Count  Summary                                  
[12/15 03:02:20     20s] WARNING   IMPLF-63             3  The layer '%s' referenced %s is not foun...
[12/15 03:02:20     20s] WARNING   IMPLF-200           14  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/15 03:02:20     20s] WARNING   IMPLF-201           10  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/15 03:02:20     20s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[12/15 03:02:20     20s] WARNING   IMPVL-321            2  The cell %s is defined in netlist and al...
[12/15 03:02:20     20s] *** Message Summary: 32 warning(s), 0 error(s)
[12/15 03:02:20     20s] 
[12/15 03:02:55     22s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[12/15 03:02:55     22s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[12/15 03:02:55     22s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/15 03:02:55     22s] Type 'man IMPFP-4008' for more detail.
[12/15 03:02:55     22s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/15 03:02:55     22s] Type 'man IMPFP-4008' for more detail.
[12/15 03:02:55     22s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
[12/15 03:02:55     22s] Type 'man IMPFP-4011' for more detail.
[12/15 03:02:55     22s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
[12/15 03:02:55     22s] Type 'man IMPFP-4011' for more detail.
[12/15 03:02:55     22s] Start create_tracks
[12/15 03:02:55     22s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/15 03:02:55     22s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/15 03:02:55     22s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/15 03:03:05     22s] <CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
[12/15 03:03:05     22s] Adjusting Core to Left to: 40.2200. Core to Bottom to: 40.2200.
[12/15 03:03:05     22s] Start create_tracks
[12/15 03:03:05     22s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/15 03:03:05     22s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/15 03:03:05     22s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/15 03:03:05     22s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/15 03:03:18     23s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[12/15 03:03:18     23s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[12/15 03:03:18     23s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/15 03:03:18     23s] Type 'man IMPFP-4008' for more detail.
[12/15 03:03:18     23s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/15 03:03:18     23s] Type 'man IMPFP-4008' for more detail.
[12/15 03:03:18     23s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
[12/15 03:03:18     23s] Type 'man IMPFP-4011' for more detail.
[12/15 03:03:18     23s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
[12/15 03:03:18     23s] Type 'man IMPFP-4011' for more detail.
[12/15 03:03:18     23s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_BR1'. Use only one of them as the constraint.
[12/15 03:03:18     23s] Type 'man IMPFP-4011' for more detail.
[12/15 03:03:18     23s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_BL1'. Use only one of them as the constraint.
[12/15 03:03:18     23s] Type 'man IMPFP-4011' for more detail.
[12/15 03:03:18     23s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'E' between IOs 'grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio' and 'starting edge'.
[12/15 03:03:18     23s] **ERROR: (IMPSYUTIL-3):	Memory corrupted 1 in memory pool 435
Problem with accessing mpool initialized in dbUtil.c:898:
[12/15 03:03:18     23s] **ERROR: (IMPSYUTIL-103):	MPool ptr 0x7f834622ba60 is out of range [0x7f8346228000 - 0x7f8346229ff0]
The pointer is from the internal mpool's "freeList"
[12/15 03:03:18     23s] MOST LIKELY CAUSES:,
[12/15 03:03:18     23s] 1. Someone "wrote" to the first 4 bytes of a data structure,
[12/15 03:03:18     23s]    that had ALREADY been freed from this memory pool.,
[12/15 03:03:18     23s] 2. Some application clobbered the mpool.,
[12/15 03:03:18     23s]    i.e. out-of-bounds array write or bad pointer data write
[12/15 03:03:18     23s] Suggestions for the programmer:
[12/15 03:03:18     23s] 1. Use ASSERT(syIsMPoolOK(mpool_ptr))
[12/15 03:03:18     23s] 2. Use purify
[12/15 03:03:18     23s] 
[12/15 03:03:18     23s] Suggestions for the end user: 1. Notify your Cadence AE.
[12/15 03:03:18     23s] Start create_tracks
[12/15 03:03:18     23s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/15 03:03:18     23s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/15 03:03:18     23s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/15 03:03:20     23s] <CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
[12/15 03:03:20     23s] Adjusting Core to Left to: 40.2200. Core to Bottom to: 40.2200.
[12/15 03:03:20     23s] Start create_tracks
[12/15 03:03:20     23s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/15 03:03:20     23s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/15 03:03:20     23s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/15 03:03:20     23s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/15 03:03:30     24s] <CMD> setDesignMode -process 130
[12/15 03:03:30     24s] ##  Process: 130           (User Set)               
[12/15 03:03:30     24s] ##     Node: (not set)                           
[12/15 03:03:30     24s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/15 03:03:30     24s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[12/15 03:03:30     24s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/15 03:03:30     24s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[12/15 03:03:30     24s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/15 03:03:30     24s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/15 03:03:40     24s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/15 03:03:40     24s] 11552 new pwr-pin connections were made to global net 'VDD'.
[12/15 03:03:40     24s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/15 03:03:40     24s] 11552 new gnd-pin connections were made to global net 'VSS'.
[12/15 03:03:40     24s] <CMD> globalNetConnect P_CORE -type pgpin -pin VDD -override -verbose -netlistOverride
[12/15 03:03:40     24s] 11552 new pwr-pin connections were made to global net 'P_CORE'.
[12/15 03:03:40     24s] <CMD> globalNetConnect G_CORE -type pgpin -pin VSS -override -verbose -netlistOverride
[12/15 03:03:40     24s] 11552 new gnd-pin connections were made to global net 'G_CORE'.
[12/15 03:03:40     24s] <CMD> globalNetConnect AMUXBUS_A -type pgpin -pin AMUXBUS_A -override -verbose -netlistOverride
[12/15 03:03:40     24s] 52 new pwr-pin connections were made to global net 'AMUXBUS_A'.
[12/15 03:03:40     24s] <CMD> globalNetConnect AMUXBUS_B -type pgpin -pin AMUXBUS_B -override -verbose -netlistOverride
[12/15 03:03:40     24s] 52 new pwr-pin connections were made to global net 'AMUXBUS_B'.
[12/15 03:03:40     24s] <CMD> globalNetConnect VSSA -type pgpin -pin VSSA -override -verbose -netlistOverride
[12/15 03:03:40     24s] 52 new gnd-pin connections were made to global net 'VSSA'.
[12/15 03:03:40     24s] <CMD> globalNetConnect VDDA -type pgpin -pin VDDA -override -verbose -netlistOverride
[12/15 03:03:40     24s] 52 new pwr-pin connections were made to global net 'VDDA'.
[12/15 03:03:40     24s] <CMD> globalNetConnect VSWITCH -type pgpin -pin VSWITCH -override -verbose -netlistOverride
[12/15 03:03:40     24s] 52 new pwr-pin connections were made to global net 'VSWITCH'.
[12/15 03:03:40     24s] <CMD> globalNetConnect VDDIO_Q -type pgpin -pin VDDIO_Q -override -verbose -netlistOverride
[12/15 03:03:40     24s] 52 new pwr-pin connections were made to global net 'VDDIO_Q'.
[12/15 03:03:40     24s] <CMD> globalNetConnect VCCHIB -type pgpin -pin VCCHIB -override -verbose -netlistOverride
[12/15 03:03:40     24s] 52 new pwr-pin connections were made to global net 'VCCHIB'.
[12/15 03:03:40     24s] <CMD> globalNetConnect VDDIO -type pgpin -pin VDDIO -override -verbose -netlistOverride
[12/15 03:03:40     24s] 52 new pwr-pin connections were made to global net 'VDDIO'.
[12/15 03:03:40     24s] <CMD> globalNetConnect VCCD -type pgpin -pin VCCD -override -verbose -netlistOverride
[12/15 03:03:40     24s] 52 new pwr-pin connections were made to global net 'VCCD'.
[12/15 03:03:40     24s] <CMD> globalNetConnect VSSIO -type pgpin -pin VSSIO -override -verbose -netlistOverride
[12/15 03:03:40     24s] 52 new gnd-pin connections were made to global net 'VSSIO'.
[12/15 03:03:40     24s] <CMD> globalNetConnect VSSD -type pgpin -pin VSSD -override -verbose -netlistOverride
[12/15 03:03:40     24s] 52 new gnd-pin connections were made to global net 'VSSD'.
[12/15 03:03:40     24s] <CMD> globalNetConnect VSSIO_Q -type pgpin -pin VSSIO_Q -override -verbose -netlistOverride
[12/15 03:03:40     24s] 52 new gnd-pin connections were made to global net 'VSSIO_Q'.
[12/15 03:03:40     24s] <CMD> globalNetConnect P_CORE -type pgpin -pin P_CORE -override -verbose -netlistOverride
[12/15 03:03:40     24s] Override Verilog-defined PG connection...  Connect pwr pin P_CORE of pad_pwr1 to global net P_CORE.
[12/15 03:03:40     24s] Override Verilog-defined PG connection...  Connect pwr pin P_CORE of pad_pwr2 to global net P_CORE.
[12/15 03:03:40     24s] Override Verilog-defined PG connection...  Connect pwr pin P_CORE of pad_pwr3 to global net P_CORE.
[12/15 03:03:40     24s] 3 new pwr-pin connections were made to global net 'P_CORE'.
[12/15 03:03:40     24s] <CMD> globalNetConnect G_CORE -type pgpin -pin G_CORE -override -verbose -netlistOverride
[12/15 03:03:40     24s] Override Verilog-defined PG connection...  Connect gnd pin G_CORE of pad_gnd1 to global net G_CORE.
[12/15 03:03:40     24s] Override Verilog-defined PG connection...  Connect gnd pin G_CORE of pad_gnd2 to global net G_CORE.
[12/15 03:03:40     24s] 2 new gnd-pin connections were made to global net 'G_CORE'.
[12/15 03:03:50     25s] <CMD> addRing -nets {P_CORE G_CORE} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 10 bottom 10 left 10 right 10} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/15 03:03:50     25s] #% Begin addRing (date=12/15 03:03:50, mem=2090.0M)
[12/15 03:03:50     25s] 
[12/15 03:03:50     25s] 
[12/15 03:03:50     25s] viaInitial starts at Sun Dec 15 03:03:50 2024
viaInitial ends at Sun Dec 15 03:03:50 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2263.8M)
[12/15 03:03:50     25s] Ring generation is complete.
[12/15 03:03:50     25s] vias are now being generated.
[12/15 03:03:50     25s] addRing created 8 wires.
[12/15 03:03:50     25s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/15 03:03:50     25s] +--------+----------------+----------------+
[12/15 03:03:50     25s] |  Layer |     Created    |     Deleted    |
[12/15 03:03:50     25s] +--------+----------------+----------------+
[12/15 03:03:50     25s] |  met4  |        4       |       NA       |
[12/15 03:03:50     25s] |  via4  |        8       |        0       |
[12/15 03:03:50     25s] |  met5  |        4       |       NA       |
[12/15 03:03:50     25s] +--------+----------------+----------------+
[12/15 03:03:50     25s] #% End addRing (date=12/15 03:03:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2093.4M, current mem=2093.4M)
[12/15 03:03:59     25s] <CMD> sroute -connect { corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { P_CORE G_CORE } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
[12/15 03:03:59     25s] #% Begin sroute (date=12/15 03:03:59, mem=2093.5M)
[12/15 03:03:59     25s] **WARN: (IMPSR-4058):	Sroute option: padPinPortConnect should be used in conjunction with option: -connect padPin. 
[12/15 03:03:59     25s] **WARN: (IMPSR-4058):	Sroute option: padPinPortConnect should be used in conjunction with option: -connect padPin. 
[12/15 03:03:59     25s] **WARN: (IMPSR-4058):	Sroute option: padPinTarget should be used in conjunction with option: -connect padPin. 
[12/15 03:03:59     25s] **WARN: (IMPSR-4058):	Sroute option: blockPin should be used in conjunction with option: -connect blockPin. 
[12/15 03:03:59     25s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/15 03:03:59     25s] *** Begin SPECIAL ROUTE on Sun Dec 15 03:03:59 2024 ***
[12/15 03:03:59     25s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[12/15 03:03:59     25s] SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.30.1.el8_10.x86_64 x86_64 3.79Ghz)
[12/15 03:03:59     25s] 
[12/15 03:03:59     25s] Begin option processing ...
[12/15 03:03:59     25s] srouteConnectPowerBump set to false
[12/15 03:03:59     25s] routeSelectNet set to "P_CORE G_CORE"
[12/15 03:03:59     25s] routeSpecial set to true
[12/15 03:03:59     25s] srouteBlockPin set to "useLef"
[12/15 03:03:59     25s] srouteBottomLayerLimit set to 1
[12/15 03:03:59     25s] srouteBottomTargetLayerLimit set to 1
[12/15 03:03:59     25s] srouteConnectBlockPin set to false
[12/15 03:03:59     25s] srouteConnectConverterPin set to false
[12/15 03:03:59     25s] srouteConnectPadPin set to false
[12/15 03:03:59     25s] srouteCrossoverViaBottomLayer set to 1
[12/15 03:03:59     25s] srouteCrossoverViaTopLayer set to 5
[12/15 03:03:59     25s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/15 03:03:59     25s] srouteFollowCorePinEnd set to 3
[12/15 03:03:59     25s] srouteFollowPadPin set to false
[12/15 03:03:59     25s] srouteJogControl set to "preferWithChanges differentLayer"
[12/15 03:03:59     25s] sroutePadPinAllPorts set to true
[12/15 03:03:59     25s] sroutePreserveExistingRoutes set to true
[12/15 03:03:59     25s] srouteRoutePowerBarPortOnBothDir set to true
[12/15 03:03:59     25s] srouteStopBlockPin set to "nearestTarget"
[12/15 03:03:59     25s] srouteTopLayerLimit set to 5
[12/15 03:03:59     25s] srouteTopTargetLayerLimit set to 5
[12/15 03:03:59     25s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3769.00 megs.
[12/15 03:03:59     25s] 
[12/15 03:03:59     25s] Reading DB technology information...
[12/15 03:03:59     25s] Finished reading DB technology information.
[12/15 03:03:59     25s] Reading floorplan and netlist information...
[12/15 03:03:59     25s] Finished reading floorplan and netlist information.
[12/15 03:03:59     25s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/15 03:03:59     25s] Read in 11 layers, 5 routing layers, 1 overlap layer
[12/15 03:03:59     25s] Read in 121 macros, 17 used
[12/15 03:03:59     25s] Read in 64 components
[12/15 03:03:59     25s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[12/15 03:03:59     25s]   52 pad components: 0 unplaced, 0 placed, 52 fixed
[12/15 03:03:59     25s] Read in 44 logical pins
[12/15 03:03:59     25s] Read in 44 nets
[12/15 03:03:59     25s] Read in 18 special nets, 2 routed
[12/15 03:03:59     25s] Read in 653 terminals
[12/15 03:03:59     25s] 2 nets selected.
[12/15 03:03:59     25s] 
[12/15 03:03:59     25s] Begin power routing ...
[12/15 03:03:59     25s] CPU time for P_CORE FollowPin 0 seconds
[12/15 03:03:59     25s] CPU time for G_CORE FollowPin 0 seconds
[12/15 03:03:59     25s]   Number of Stripe ports routed: 0
[12/15 03:03:59     25s]   Number of Core ports routed: 292
[12/15 03:03:59     25s]   Number of Followpin connections: 146
[12/15 03:03:59     25s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3771.00 megs.
[12/15 03:03:59     25s] 
[12/15 03:03:59     25s] 
[12/15 03:03:59     25s] 
[12/15 03:03:59     25s]  Begin updating DB with routing results ...
[12/15 03:03:59     25s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/15 03:03:59     25s] Pin and blockage extraction finished
[12/15 03:03:59     25s] 
[12/15 03:03:59     25s] sroute created 438 wires.
[12/15 03:03:59     25s] ViaGen created 876 vias, deleted 0 via to avoid violation.
[12/15 03:03:59     25s] +--------+----------------+----------------+
[12/15 03:03:59     25s] |  Layer |     Created    |     Deleted    |
[12/15 03:03:59     25s] +--------+----------------+----------------+
[12/15 03:03:59     25s] |  met1  |       438      |       NA       |
[12/15 03:03:59     25s] |   via  |       292      |        0       |
[12/15 03:03:59     25s] |  via2  |       292      |        0       |
[12/15 03:03:59     25s] |  via3  |       292      |        0       |
[12/15 03:03:59     25s] +--------+----------------+----------------+
[12/15 03:03:59     25s] #% End sroute (date=12/15 03:03:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=2114.0M, current mem=2103.5M)
[12/15 03:04:07     26s] <CMD> sroute -connect { padRing } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { AMUXBUS_A AMUXBUS_B VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
[12/15 03:04:07     26s] #% Begin sroute (date=12/15 03:04:07, mem=2101.7M)
[12/15 03:04:07     26s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/15 03:04:07     26s] *** Begin SPECIAL ROUTE on Sun Dec 15 03:04:07 2024 ***
[12/15 03:04:07     26s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[12/15 03:04:07     26s] SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.30.1.el8_10.x86_64 x86_64 3.79Ghz)
[12/15 03:04:07     26s] 
[12/15 03:04:07     26s] Begin option processing ...
[12/15 03:04:07     26s] srouteConnectPowerBump set to false
[12/15 03:04:07     26s] routeSelectNet set to "AMUXBUS_A AMUXBUS_B VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH"
[12/15 03:04:07     26s] routeSpecial set to true
[12/15 03:04:07     26s] srouteBottomLayerLimit set to 1
[12/15 03:04:07     26s] srouteBottomTargetLayerLimit set to 1
[12/15 03:04:07     26s] srouteConnectBlockPin set to false
[12/15 03:04:07     26s] srouteConnectConverterPin set to false
[12/15 03:04:07     26s] srouteConnectCorePin set to false
[12/15 03:04:07     26s] srouteConnectPadPin set to false
[12/15 03:04:07     26s] srouteConnectStripe set to false
[12/15 03:04:07     26s] srouteCrossoverViaBottomLayer set to 1
[12/15 03:04:07     26s] srouteCrossoverViaTopLayer set to 5
[12/15 03:04:07     26s] srouteFollowCorePinEnd set to 3
[12/15 03:04:07     26s] srouteJogControl set to "preferWithChanges differentLayer"
[12/15 03:04:07     26s] sroutePadPinAllPorts set to true
[12/15 03:04:07     26s] sroutePreserveExistingRoutes set to true
[12/15 03:04:07     26s] srouteRoutePowerBarPortOnBothDir set to true
[12/15 03:04:07     26s] srouteStopBlockPin set to "nearestTarget"
[12/15 03:04:07     26s] srouteTopLayerLimit set to 5
[12/15 03:04:07     26s] srouteTopTargetLayerLimit set to 5
[12/15 03:04:07     26s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3771.00 megs.
[12/15 03:04:07     26s] 
[12/15 03:04:07     26s] Reading DB technology information...
[12/15 03:04:07     26s] Finished reading DB technology information.
[12/15 03:04:07     26s] Reading floorplan and netlist information...
[12/15 03:04:07     26s] Finished reading floorplan and netlist information.
[12/15 03:04:07     26s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/15 03:04:07     26s] Read in 11 layers, 5 routing layers, 1 overlap layer
[12/15 03:04:07     26s] Read in 16 macros, 16 used
[12/15 03:04:07     26s] Read in 64 components
[12/15 03:04:07     26s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[12/15 03:04:07     26s]   52 pad components: 0 unplaced, 0 placed, 52 fixed
[12/15 03:04:07     26s] Read in 44 logical pins
[12/15 03:04:07     26s] Read in 44 nets
[12/15 03:04:07     26s] Read in 18 special nets, 2 routed
[12/15 03:04:07     26s] Read in 653 terminals
[12/15 03:04:07     26s] 12 nets selected.
[12/15 03:04:07     26s] 
[12/15 03:04:07     26s] Begin power routing ...
[12/15 03:04:07     26s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[12/15 03:04:07     26s]   Number of Pad ports routed: 0
[12/15 03:04:07     26s]   Number of Pad Ring connections: 1537
[12/15 03:04:07     26s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3779.00 megs.
[12/15 03:04:07     26s] 
[12/15 03:04:07     26s] 
[12/15 03:04:07     26s] 
[12/15 03:04:07     26s]  Begin updating DB with routing results ...
[12/15 03:04:07     26s]  Updating DB with 0 via definition ...
[12/15 03:04:07     26s] sroute created 1534 wires.
[12/15 03:04:07     26s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/15 03:04:07     26s] +--------+----------------+----------------+
[12/15 03:04:07     26s] |  Layer |     Created    |     Deleted    |
[12/15 03:04:07     26s] +--------+----------------+----------------+
[12/15 03:04:07     26s] |  met4  |       910      |       NA       |
[12/15 03:04:07     26s] |  met5  |       624      |       NA       |
[12/15 03:04:07     26s] +--------+----------------+----------------+
[12/15 03:04:07     26s] #% End sroute (date=12/15 03:04:07, total cpu=0:00:00.3, real=0:00:00.0, peak res=2114.3M, current mem=2109.0M)
[12/15 03:04:15     27s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/15 03:04:15     27s] <CMD> sroute -connect { padPin } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { G_CORE P_CORE } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
[12/15 03:04:15     27s] #% Begin sroute (date=12/15 03:04:15, mem=2109.0M)
[12/15 03:04:15     27s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/15 03:04:15     27s] *** Begin SPECIAL ROUTE on Sun Dec 15 03:04:15 2024 ***
[12/15 03:04:15     27s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[12/15 03:04:15     27s] SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.30.1.el8_10.x86_64 x86_64 3.79Ghz)
[12/15 03:04:15     27s] 
[12/15 03:04:15     27s] Begin option processing ...
[12/15 03:04:15     27s] srouteConnectPowerBump set to false
[12/15 03:04:15     27s] routeSelectNet set to "G_CORE P_CORE"
[12/15 03:04:15     27s] routeSpecial set to true
[12/15 03:04:15     27s] srouteBottomLayerLimit set to 1
[12/15 03:04:15     27s] srouteBottomTargetLayerLimit set to 1
[12/15 03:04:15     27s] srouteConnectBlockPin set to false
[12/15 03:04:15     27s] srouteConnectConverterPin set to false
[12/15 03:04:15     27s] srouteConnectCorePin set to false
[12/15 03:04:15     27s] srouteConnectStripe set to false
[12/15 03:04:15     27s] srouteCrossoverViaBottomLayer set to 1
[12/15 03:04:15     27s] srouteCrossoverViaTopLayer set to 5
[12/15 03:04:15     27s] srouteFollowCorePinEnd set to 3
[12/15 03:04:15     27s] srouteFollowPadPin set to false
[12/15 03:04:15     27s] srouteJogControl set to "preferWithChanges differentLayer"
[12/15 03:04:15     27s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/15 03:04:15     27s] sroutePadPinAllPorts set to true
[12/15 03:04:15     27s] sroutePreserveExistingRoutes set to true
[12/15 03:04:15     27s] srouteRoutePowerBarPortOnBothDir set to true
[12/15 03:04:15     27s] srouteStopBlockPin set to "nearestTarget"
[12/15 03:04:15     27s] srouteTopLayerLimit set to 5
[12/15 03:04:15     27s] srouteTopTargetLayerLimit set to 5
[12/15 03:04:15     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3779.00 megs.
[12/15 03:04:15     27s] 
[12/15 03:04:15     27s] Reading DB technology information...
[12/15 03:04:15     27s] Finished reading DB technology information.
[12/15 03:04:15     27s] Reading floorplan and netlist information...
[12/15 03:04:15     27s] Finished reading floorplan and netlist information.
[12/15 03:04:15     27s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/15 03:04:15     27s] Read in 11 layers, 5 routing layers, 1 overlap layer
[12/15 03:04:15     27s] Read in 16 macros, 16 used
[12/15 03:04:15     27s] Read in 64 components
[12/15 03:04:15     27s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[12/15 03:04:15     27s]   52 pad components: 0 unplaced, 0 placed, 52 fixed
[12/15 03:04:15     27s] Read in 44 logical pins
[12/15 03:04:15     27s] Read in 44 nets
[12/15 03:04:15     27s] Read in 18 special nets, 14 routed
[12/15 03:04:15     27s] Read in 653 terminals
[12/15 03:04:15     27s] 2 nets selected.
[12/15 03:04:15     27s] 
[12/15 03:04:15     27s] Begin power routing ...
[12/15 03:04:21     32s]   Number of IO ports routed: 10
[12/15 03:04:21     32s] End power routing: cpu: 0:00:06, real: 0:00:06, peak: 3782.00 megs.
[12/15 03:04:21     32s] 
[12/15 03:04:21     32s] 
[12/15 03:04:21     32s] 
[12/15 03:04:21     32s]  Begin updating DB with routing results ...
[12/15 03:04:21     32s]  Updating DB with 0 via definition ...
[12/15 03:04:21     32s] sroute created 14 wires.
[12/15 03:04:21     32s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[12/15 03:04:21     32s] +--------+----------------+----------------+
[12/15 03:04:21     32s] |  Layer |     Created    |     Deleted    |
[12/15 03:04:21     32s] +--------+----------------+----------------+
[12/15 03:04:21     32s] |  met3  |       10       |       NA       |
[12/15 03:04:21     32s] |  via3  |       10       |        0       |
[12/15 03:04:21     32s] |  via4  |       14       |        0       |
[12/15 03:04:21     32s] |  met5  |        4       |       NA       |
[12/15 03:04:21     32s] +--------+----------------+----------------+
[12/15 03:04:21     32s] #% End sroute (date=12/15 03:04:21, total cpu=0:00:05.7, real=0:00:06.0, peak res=4633.5M, current mem=2146.0M)
[12/15 03:04:31     33s] <CMD> addStripe -nets {P_CORE G_CORE} -layer met4 -direction vertical -width 5 -spacing 5 -set_to_set_distance 120 -start_from left -start_offset 110 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit met5 -padcore_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/15 03:04:31     33s] #% Begin addStripe (date=12/15 03:04:31, mem=2146.1M)
[12/15 03:04:31     33s] 
[12/15 03:04:31     33s] Initialize fgc environment(mem: 2427.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2427.0M)
[12/15 03:04:31     33s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2427.0M)
[12/15 03:04:31     33s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2427.0M)
[12/15 03:04:31     33s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2427.0M)
[12/15 03:04:31     33s] Starting stripe generation ...
[12/15 03:04:31     33s] Non-Default Mode Option Settings :
[12/15 03:04:31     33s]   NONE
[12/15 03:04:31     33s] Stripe generation is complete.
[12/15 03:04:31     33s] vias are now being generated.
[12/15 03:04:31     33s] addStripe created 8 wires.
[12/15 03:04:31     33s] ViaGen created 1768 vias, deleted 0 via to avoid violation.
[12/15 03:04:31     33s] +--------+----------------+----------------+
[12/15 03:04:31     33s] |  Layer |     Created    |     Deleted    |
[12/15 03:04:31     33s] +--------+----------------+----------------+
[12/15 03:04:31     33s] |   via  |       584      |        0       |
[12/15 03:04:31     33s] |  via2  |       584      |        0       |
[12/15 03:04:31     33s] |  via3  |       584      |        0       |
[12/15 03:04:31     33s] |  met4  |        8       |       NA       |
[12/15 03:04:31     33s] |  via4  |       16       |        0       |
[12/15 03:04:31     33s] +--------+----------------+----------------+
[12/15 03:04:31     33s] #% End addStripe (date=12/15 03:04:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2146.1M, current mem=2144.3M)
[12/15 03:04:41     34s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 0 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 5 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/15 03:04:41     34s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/15 03:04:53     34s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[12/15 03:04:53     34s] Setting releaseMultiCpuLicenseMode to false.
[12/15 03:05:01     35s] <CMD> setPlaceMode -fp false
[12/15 03:05:13     35s] <CMD> place_design
[12/15 03:05:13     35s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[12/15 03:05:13     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 03:05:13     35s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:35.7/0:04:05.2 (0.1), mem = 2427.1M
[12/15 03:05:13     35s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1478, percentage of missing scan cell = 0.00% (0 / 1478)
[12/15 03:05:13     35s] #Start colorize_geometry on Sun Dec 15 03:05:13 2024
[12/15 03:05:13     35s] #
[12/15 03:05:13     35s] ### Time Record (colorize_geometry) is installed.
[12/15 03:05:13     35s] ### Time Record (Pre Callback) is installed.
[12/15 03:05:13     35s] ### Time Record (Pre Callback) is uninstalled.
[12/15 03:05:13     35s] ### Time Record (DB Import) is installed.
[12/15 03:05:13     35s] ### info: trigger incremental cell import ( 121 new cells ).
[12/15 03:05:13     35s] ### info: trigger incremental reloading library data ( #cell = 121 ).
[12/15 03:05:13     35s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[12/15 03:05:13     35s] #WARNING (NRDB-2054) CELL_VIEW sky130_fd_io__top_ground_hvc_wpad,abstract LAYER met2 has an illegal 0 width or height rectangle.
[12/15 03:05:13     35s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1487552149 placement=1899950536 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[12/15 03:05:13     35s] ### Time Record (DB Import) is uninstalled.
[12/15 03:05:13     35s] ### Time Record (DB Export) is installed.
[12/15 03:05:13     35s] Extracting standard cell pins and blockage ...... 
[12/15 03:05:13     35s] Pin and blockage extraction finished
[12/15 03:05:13     35s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1487552149 placement=1899950536 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[12/15 03:05:13     35s] ### Time Record (DB Export) is uninstalled.
[12/15 03:05:13     35s] ### Time Record (Post Callback) is installed.
[12/15 03:05:13     35s] ### Time Record (Post Callback) is uninstalled.
[12/15 03:05:13     35s] #
[12/15 03:05:13     35s] #colorize_geometry statistics:
[12/15 03:05:13     35s] #Cpu time = 00:00:00
[12/15 03:05:13     35s] #Elapsed time = 00:00:00
[12/15 03:05:13     35s] #Increased memory = 11.87 (MB)
[12/15 03:05:13     35s] #Total memory = 2161.40 (MB)
[12/15 03:05:13     35s] #Peak memory = 4633.53 (MB)
[12/15 03:05:13     35s] #Number of warnings = 1
[12/15 03:05:13     35s] #Total number of warnings = 1
[12/15 03:05:13     35s] #Number of fails = 0
[12/15 03:05:13     35s] #Total number of fails = 0
[12/15 03:05:13     35s] #Complete colorize_geometry on Sun Dec 15 03:05:13 2024
[12/15 03:05:13     35s] #
[12/15 03:05:13     35s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[12/15 03:05:13     35s] ### Time Record (colorize_geometry) is uninstalled.
[12/15 03:05:13     35s] ### 
[12/15 03:05:13     35s] ###   Scalability Statistics
[12/15 03:05:13     35s] ### 
[12/15 03:05:13     35s] ### ------------------------+----------------+----------------+----------------+
[12/15 03:05:13     35s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/15 03:05:13     35s] ### ------------------------+----------------+----------------+----------------+
[12/15 03:05:13     35s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/15 03:05:13     35s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/15 03:05:13     35s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/15 03:05:13     35s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/15 03:05:13     35s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[12/15 03:05:13     35s] ### ------------------------+----------------+----------------+----------------+
[12/15 03:05:13     35s] ### 
[12/15 03:05:13     35s] *** Starting placeDesign default flow ***
[12/15 03:05:13     35s] ### Creating LA Mngr. totSessionCpu=0:00:35.9 mem=2447.1M
[12/15 03:05:13     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.9 mem=2447.1M
[12/15 03:05:13     35s] *** Start deleteBufferTree ***
[12/15 03:05:13     35s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/15 03:05:13     36s] Multithreaded Timing Analysis is initialized with 8 threads
[12/15 03:05:13     36s] 
[12/15 03:05:14     36s] Info: Detect buffers to remove automatically.
[12/15 03:05:14     36s] Analyzing netlist ...
[12/15 03:05:14     36s] Updating netlist
[12/15 03:05:14     36s] 
[12/15 03:05:14     36s] *summary: 26 instances (buffers/inverters) removed
[12/15 03:05:14     36s] *** Finish deleteBufferTree (0:00:00.5) ***
[12/15 03:05:14     36s] **INFO: Enable pre-place timing setting for timing analysis
[12/15 03:05:14     36s] Set Using Default Delay Limit as 101.
[12/15 03:05:14     36s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/15 03:05:14     36s] Set Default Net Delay as 0 ps.
[12/15 03:05:14     36s] Set Default Net Load as 0 pF. 
[12/15 03:05:14     36s] Set Default Input Pin Transition as 1 ps.
[12/15 03:05:14     36s] **INFO: Analyzing IO path groups for slack adjustment
[12/15 03:05:14     36s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/15 03:05:14     36s] Effort level <high> specified for reg2reg_tmp.125374 path_group
[12/15 03:05:14     36s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 03:05:14     37s] AAE DB initialization (MEM=2530.81 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/15 03:05:14     37s] #################################################################################
[12/15 03:05:14     37s] # Design Stage: PreRoute
[12/15 03:05:14     37s] # Design Name: fpga_top
[12/15 03:05:14     37s] # Design Mode: 130nm
[12/15 03:05:14     37s] # Analysis Mode: MMMC Non-OCV 
[12/15 03:05:14     37s] # Parasitics Mode: No SPEF/RCDB 
[12/15 03:05:14     37s] # Signoff Settings: SI Off 
[12/15 03:05:14     37s] #################################################################################
[12/15 03:05:14     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 2538.8M, InitMEM = 2538.8M)
[12/15 03:05:14     37s] Calculate delays in BcWc mode...
[12/15 03:05:14     37s] Start delay calculation (fullDC) (8 T). (MEM=2541.32)
[12/15 03:05:15     37s] Start AAE Lib Loading. (MEM=2552.84)
[12/15 03:05:15     37s] End AAE Lib Loading. (MEM=2590.99 CPU=0:00:00.0 Real=0:00:00.0)
[12/15 03:05:15     37s] End AAE Lib Interpolated Model. (MEM=2590.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:05:15     38s] Total number of fetched objects 13885
[12/15 03:05:15     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:05:15     38s] End delay calculation. (MEM=3216.48 CPU=0:00:01.2 REAL=0:00:00.0)
[12/15 03:05:15     38s] End delay calculation (fullDC). (MEM=3216.48 CPU=0:00:01.4 REAL=0:00:01.0)
[12/15 03:05:15     38s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 3216.5M) ***
[12/15 03:05:15     39s] **INFO: Disable pre-place timing setting for timing analysis
[12/15 03:05:16     39s] Set Using Default Delay Limit as 1000.
[12/15 03:05:16     39s] Set Default Net Delay as 1000 ps.
[12/15 03:05:16     39s] Set Default Input Pin Transition as 0.1 ps.
[12/15 03:05:16     39s] Set Default Net Load as 0.5 pF. 
[12/15 03:05:16     39s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/15 03:05:16     39s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3151.0M, EPOCH TIME: 1734228316.050692
[12/15 03:05:16     39s] Deleted 0 physical inst  (cell - / prefix -).
[12/15 03:05:16     39s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3151.0M, EPOCH TIME: 1734228316.050883
[12/15 03:05:16     39s] INFO: #ExclusiveGroups=0
[12/15 03:05:16     39s] INFO: There are no Exclusive Groups.
[12/15 03:05:16     39s] *** Starting "NanoPlace(TM) placement v#7 (mem=3151.0M)" ...
[12/15 03:05:16     39s] Wait...
[12/15 03:05:16     39s] Estimated loop count for BSM: 7077
[12/15 03:05:16     39s] *** Build Buffered Sizing Timing Model
[12/15 03:05:16     39s] (cpu=0:00:00.2 mem=3215.0M) ***
[12/15 03:05:16     39s] *** Build Virtual Sizing Timing Model
[12/15 03:05:16     39s] (cpu=0:00:00.3 mem=3215.0M) ***
[12/15 03:05:16     39s] No user-set net weight.
[12/15 03:05:16     39s] Net fanout histogram:
[12/15 03:05:16     39s] 2		: 9925 (85.2%) nets
[12/15 03:05:16     39s] 3		: 1112 (9.5%) nets
[12/15 03:05:16     39s] 4     -	14	: 412 (3.5%) nets
[12/15 03:05:16     39s] 15    -	39	: 143 (1.2%) nets
[12/15 03:05:16     39s] 40    -	79	: 60 (0.5%) nets
[12/15 03:05:16     39s] 80    -	159	: 0 (0.0%) nets
[12/15 03:05:16     39s] 160   -	319	: 0 (0.0%) nets
[12/15 03:05:16     39s] 320   -	639	: 0 (0.0%) nets
[12/15 03:05:16     39s] 640   -	1279	: 0 (0.0%) nets
[12/15 03:05:16     39s] 1280  -	2559	: 2 (0.0%) nets
[12/15 03:05:16     39s] 2560  -	5119	: 0 (0.0%) nets
[12/15 03:05:16     39s] 5120+		: 0 (0.0%) nets
[12/15 03:05:16     39s] no activity file in design. spp won't run.
[12/15 03:05:16     39s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/15 03:05:16     39s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/15 03:05:16     39s] Define the scan chains before using this option.
[12/15 03:05:16     39s] Type 'man IMPSP-9042' for more detail.
[12/15 03:05:16     39s] Processing tracks to init pin-track alignment.
[12/15 03:05:16     39s] z: 2, totalTracks: 1
[12/15 03:05:16     39s] z: 4, totalTracks: 1
[12/15 03:05:16     39s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:05:16     39s] Cell fpga_top LLGs are deleted
[12/15 03:05:16     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:16     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:16     39s] # Building fpga_top llgBox search-tree.
[12/15 03:05:16     39s] #std cell=11526 (0 fixed + 11526 movable) #buf cell=3223 #inv cell=2093 #block=0 (0 floating + 0 preplaced)
[12/15 03:05:16     39s] #ioInst=52 #net=11654 #term=35632 #term/net=3.06, #fixedIo=57, #floatIo=0, #fixedPin=44, #floatPin=0
[12/15 03:05:16     39s] stdCell: 11526 single + 0 double + 0 multi
[12/15 03:05:16     39s] Total standard cell length = 41.0978 (mm), area = 0.1701 (mm^2)
[12/15 03:05:16     39s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3215.0M, EPOCH TIME: 1734228316.311525
[12/15 03:05:16     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:16     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:16     39s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3215.0M, EPOCH TIME: 1734228316.311589
[12/15 03:05:16     39s] Max number of tech site patterns supported in site array is 256.
[12/15 03:05:16     39s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[12/15 03:05:16     39s] Type 'man IMPSP-362' for more detail.
[12/15 03:05:16     39s] Core basic site is CoreSite
[12/15 03:05:16     39s] DP-Init: Signature of floorplan is d358da6561c59bb0. Signature of routing blockage is 18ebd6b964c42b75.
[12/15 03:05:16     39s] After signature check, allow fast init is false, keep pre-filter is false.
[12/15 03:05:16     39s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/15 03:05:16     39s] Use non-trimmed site array because memory saving is not enough.
[12/15 03:05:16     39s] SiteArray: non-trimmed site array dimensions = 145 x 1276
[12/15 03:05:16     39s] SiteArray: use 929,792 bytes
[12/15 03:05:16     39s] SiteArray: current memory after site array memory allocation 3247.9M
[12/15 03:05:16     39s] SiteArray: FP blocked sites are writable
[12/15 03:05:16     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7f834b816340.
[12/15 03:05:16     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 1 thread pools are available.
[12/15 03:05:16     39s] Estimated cell power/ground rail width = 0.517 um
[12/15 03:05:16     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/15 03:05:16     39s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3375.9M, EPOCH TIME: 1734228316.318368
[12/15 03:05:16     39s] Process 2198 wires and vias for routing blockage analysis
[12/15 03:05:16     39s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.005, REAL:0.002, MEM:3375.9M, EPOCH TIME: 1734228316.320421
[12/15 03:05:16     39s] SiteArray: number of non floorplan blocked sites for llg default is 185020
[12/15 03:05:16     39s] Atter site array init, number of instance map data is 0.
[12/15 03:05:16     39s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.043, REAL:0.013, MEM:3375.9M, EPOCH TIME: 1734228316.324170
[12/15 03:05:16     39s] 
[12/15 03:05:16     39s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:05:16     39s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.044, REAL:0.014, MEM:3375.9M, EPOCH TIME: 1734228316.325732
[12/15 03:05:16     39s] 
[12/15 03:05:16     39s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:05:16     39s] Average module density = 0.483.
[12/15 03:05:16     39s] Density for the design = 0.483.
[12/15 03:05:16     39s]        = stdcell_area 89343 sites (170145 um^2) / alloc_area 185020 sites (352352 um^2).
[12/15 03:05:16     39s] Pin Density = 0.1926.
[12/15 03:05:16     39s]             = total # of pins 35632 / total area 185020.
[12/15 03:05:16     39s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3375.9M, EPOCH TIME: 1734228316.327907
[12/15 03:05:16     39s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.001, REAL:0.001, MEM:3375.9M, EPOCH TIME: 1734228316.329279
[12/15 03:05:16     39s] OPERPROF: Starting pre-place ADS at level 1, MEM:3375.9M, EPOCH TIME: 1734228316.329658
[12/15 03:05:16     39s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3375.9M, EPOCH TIME: 1734228316.332625
[12/15 03:05:16     39s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3375.9M, EPOCH TIME: 1734228316.332653
[12/15 03:05:16     39s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3375.9M, EPOCH TIME: 1734228316.332686
[12/15 03:05:16     39s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3375.9M, EPOCH TIME: 1734228316.332702
[12/15 03:05:16     39s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3375.9M, EPOCH TIME: 1734228316.332715
[12/15 03:05:16     39s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:3375.9M, EPOCH TIME: 1734228316.333058
[12/15 03:05:16     39s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3375.9M, EPOCH TIME: 1734228316.333076
[12/15 03:05:16     39s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:3375.9M, EPOCH TIME: 1734228316.333164
[12/15 03:05:16     39s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:3375.9M, EPOCH TIME: 1734228316.333178
[12/15 03:05:16     39s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:3375.9M, EPOCH TIME: 1734228316.333238
[12/15 03:05:16     39s] ADSU 0.483 -> 0.518. site 185020.000 -> 172520.800. GS 33.120
[12/15 03:05:16     39s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.009, REAL:0.008, MEM:3375.9M, EPOCH TIME: 1734228316.337757
[12/15 03:05:16     39s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2913.9M, EPOCH TIME: 1734228316.338777
[12/15 03:05:16     39s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2913.9M, EPOCH TIME: 1734228316.339052
[12/15 03:05:16     39s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2913.9M, EPOCH TIME: 1734228316.339071
[12/15 03:05:16     39s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:2913.9M, EPOCH TIME: 1734228316.339085
[12/15 03:05:16     39s] Initial padding reaches pin density 0.437 for top
[12/15 03:05:16     39s] InitPadU 0.518 -> 0.636 for top
[12/15 03:05:16     39s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[12/15 03:05:16     39s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2913.9M, EPOCH TIME: 1734228316.348663
[12/15 03:05:16     39s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2913.9M, EPOCH TIME: 1734228316.348695
[12/15 03:05:16     39s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2913.9M, EPOCH TIME: 1734228316.349050
[12/15 03:05:16     39s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.001, REAL:0.001, MEM:2913.9M, EPOCH TIME: 1734228316.350102
[12/15 03:05:16     39s] === lastAutoLevel = 8 
[12/15 03:05:16     39s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2913.9M, EPOCH TIME: 1734228316.353877
[12/15 03:05:16     39s] no activity file in design. spp won't run.
[12/15 03:05:16     39s] [spp] 0
[12/15 03:05:16     39s] [adp] 0:1:1:3
[12/15 03:05:17     41s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:1.853, REAL:1.213, MEM:3052.4M, EPOCH TIME: 1734228317.567176
[12/15 03:05:17     41s] Clock gating cells determined by native netlist tracing.
[12/15 03:05:17     41s] no activity file in design. spp won't run.
[12/15 03:05:17     41s] no activity file in design. spp won't run.
[12/15 03:05:17     41s] Effort level <high> specified for reg2reg path_group
[12/15 03:05:18     43s] OPERPROF: Starting NP-MAIN at level 1, MEM:3063.4M, EPOCH TIME: 1734228318.030997
[12/15 03:05:19     43s] OPERPROF:   Starting NP-Place at level 2, MEM:3259.1M, EPOCH TIME: 1734228319.045396
[12/15 03:05:19     43s] Iteration  1: Total net bbox = 1.380e+05 (6.74e+04 7.05e+04)
[12/15 03:05:19     43s]               Est.  stn bbox = 1.516e+05 (7.30e+04 7.86e+04)
[12/15 03:05:19     43s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3166.1M
[12/15 03:05:19     43s] Iteration  2: Total net bbox = 1.380e+05 (6.74e+04 7.05e+04)
[12/15 03:05:19     43s]               Est.  stn bbox = 1.516e+05 (7.30e+04 7.86e+04)
[12/15 03:05:19     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3166.1M
[12/15 03:05:19     43s] exp_mt_sequential is set from setPlaceMode option to 1
[12/15 03:05:19     43s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[12/15 03:05:19     43s] place_exp_mt_interval set to default 32
[12/15 03:05:19     43s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/15 03:05:19     44s] Iteration  3: Total net bbox = 1.172e+05 (5.97e+04 5.76e+04)
[12/15 03:05:19     44s]               Est.  stn bbox = 1.431e+05 (7.06e+04 7.25e+04)
[12/15 03:05:19     44s]               cpu = 0:00:00.9 real = 0:00:00.0 mem = 3412.4M
[12/15 03:05:19     44s] Total number of setup views is 1.
[12/15 03:05:19     44s] Total number of active setup views is 1.
[12/15 03:05:19     44s] Active setup views:
[12/15 03:05:19     44s]     VIEW_SETUP
[12/15 03:05:19     46s] Iteration  4: Total net bbox = 2.128e+05 (1.11e+05 1.02e+05)
[12/15 03:05:19     46s]               Est.  stn bbox = 2.879e+05 (1.49e+05 1.39e+05)
[12/15 03:05:19     46s]               cpu = 0:00:02.4 real = 0:00:00.0 mem = 3412.4M
[12/15 03:05:20     48s] Iteration  5: Total net bbox = 1.949e+05 (1.01e+05 9.36e+04)
[12/15 03:05:20     48s]               Est.  stn bbox = 2.766e+05 (1.42e+05 1.35e+05)
[12/15 03:05:20     48s]               cpu = 0:00:01.7 real = 0:00:01.0 mem = 3412.4M
[12/15 03:05:20     48s] OPERPROF:   Finished NP-Place at level 2, CPU:5.071, REAL:1.232, MEM:3316.4M, EPOCH TIME: 1734228320.277002
[12/15 03:05:20     48s] OPERPROF: Finished NP-MAIN at level 1, CPU:5.120, REAL:2.255, MEM:3316.4M, EPOCH TIME: 1734228320.286060
[12/15 03:05:20     48s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3316.4M, EPOCH TIME: 1734228320.288990
[12/15 03:05:20     48s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/15 03:05:20     48s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.002, REAL:0.002, MEM:3316.4M, EPOCH TIME: 1734228320.290533
[12/15 03:05:20     48s] OPERPROF: Starting NP-MAIN at level 1, MEM:3316.4M, EPOCH TIME: 1734228320.291083
[12/15 03:05:20     48s] OPERPROF:   Starting NP-Place at level 2, MEM:3412.4M, EPOCH TIME: 1734228320.314209
[12/15 03:05:21     51s] Iteration  6: Total net bbox = 2.193e+05 (1.14e+05 1.05e+05)
[12/15 03:05:21     51s]               Est.  stn bbox = 3.075e+05 (1.57e+05 1.50e+05)
[12/15 03:05:21     51s]               cpu = 0:00:03.0 real = 0:00:01.0 mem = 3543.3M
[12/15 03:05:21     51s] OPERPROF:   Finished NP-Place at level 2, CPU:3.032, REAL:0.745, MEM:3447.3M, EPOCH TIME: 1734228321.059344
[12/15 03:05:21     51s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.112, REAL:0.780, MEM:3319.3M, EPOCH TIME: 1734228321.070996
[12/15 03:05:21     51s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3319.3M, EPOCH TIME: 1734228321.071625
[12/15 03:05:21     51s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/15 03:05:21     51s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3319.3M, EPOCH TIME: 1734228321.072573
[12/15 03:05:21     51s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3319.3M, EPOCH TIME: 1734228321.072683
[12/15 03:05:21     51s] Starting Early Global Route rough congestion estimation: mem = 3319.3M
[12/15 03:05:21     51s] (I)      Initializing eGR engine (rough)
[12/15 03:05:21     51s] Set min layer with default ( 2 )
[12/15 03:05:21     51s] Set max layer with parameter ( 5 )
[12/15 03:05:21     51s] (I)      Initializing eGR engine (rough)
[12/15 03:05:21     51s] Set min layer with default ( 2 )
[12/15 03:05:21     51s] Set max layer with parameter ( 5 )
[12/15 03:05:21     51s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.16 MB )
[12/15 03:05:21     51s] (I)      Running eGR Rough flow
[12/15 03:05:21     51s] (I)      # wire layers (front) : 6
[12/15 03:05:21     51s] (I)      # wire layers (back)  : 0
[12/15 03:05:21     51s] (I)      min wire layer : 1
[12/15 03:05:21     51s] (I)      max wire layer : 5
[12/15 03:05:21     51s] (I)      # cut layers (front) : 5
[12/15 03:05:21     51s] (I)      # cut layers (back)  : 0
[12/15 03:05:21     51s] (I)      min cut layer : 1
[12/15 03:05:21     51s] (I)      max cut layer : 4
[12/15 03:05:21     51s] (I)      ================================ Layers ================================
[12/15 03:05:21     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:21     51s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/15 03:05:21     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:21     51s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/15 03:05:21     51s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/15 03:05:21     51s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:05:21     51s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/15 03:05:21     51s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:05:21     51s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/15 03:05:21     51s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:05:21     51s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/15 03:05:21     51s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:05:21     51s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/15 03:05:21     51s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/15 03:05:21     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:21     51s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/15 03:05:21     51s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/15 03:05:21     51s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:21     51s] (I)      Started Import and model ( Curr Mem: 3.16 MB )
[12/15 03:05:21     51s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:05:21     51s] (I)      == Non-default Options ==
[12/15 03:05:21     51s] (I)      Print mode                                         : 2
[12/15 03:05:21     51s] (I)      Stop if highly congested                           : false
[12/15 03:05:21     51s] (I)      Local connection modeling                          : true
[12/15 03:05:21     51s] (I)      Maximum routing layer                              : 5
[12/15 03:05:21     51s] (I)      Top routing layer                                  : 5
[12/15 03:05:21     51s] (I)      Assign partition pins                              : false
[12/15 03:05:21     51s] (I)      Support large GCell                                : true
[12/15 03:05:21     51s] (I)      Number of threads                                  : 8
[12/15 03:05:21     51s] (I)      Number of rows per GCell                           : 9
[12/15 03:05:21     51s] (I)      Max num rows per GCell                             : 32
[12/15 03:05:21     51s] (I)      Route tie net to shape                             : auto
[12/15 03:05:21     51s] (I)      Method to set GCell size                           : row
[12/15 03:05:21     51s] (I)      Tie hi/lo max distance                             : 41.400000
[12/15 03:05:21     51s] (I)      Counted 4678 PG shapes. eGR will not process PG shapes layer by layer.
[12/15 03:05:21     51s] (I)      ============== Pin Summary ==============
[12/15 03:05:21     51s] (I)      +-------+--------+---------+------------+
[12/15 03:05:21     51s] (I)      | Layer | # pins | % total |      Group |
[12/15 03:05:21     51s] (I)      +-------+--------+---------+------------+
[12/15 03:05:21     51s] (I)      |     1 |  35240 |   99.02 |        Pin |
[12/15 03:05:21     51s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/15 03:05:21     51s] (I)      |     3 |    304 |    0.85 | Pin access |
[12/15 03:05:21     51s] (I)      |     4 |      0 |    0.00 |      Other |
[12/15 03:05:21     51s] (I)      |     5 |     44 |    0.12 |      Other |
[12/15 03:05:21     51s] (I)      +-------+--------+---------+------------+
[12/15 03:05:21     51s] (I)      Use row-based GCell size
[12/15 03:05:21     51s] (I)      Use row-based GCell align
[12/15 03:05:21     51s] (I)      layer 0 area = 83000
[12/15 03:05:21     51s] (I)      layer 1 area = 67600
[12/15 03:05:21     51s] (I)      layer 2 area = 240000
[12/15 03:05:21     51s] (I)      layer 3 area = 240000
[12/15 03:05:21     51s] (I)      layer 4 area = 4000000
[12/15 03:05:21     51s] (I)      GCell unit size   : 4140
[12/15 03:05:21     51s] (I)      GCell multiplier  : 9
[12/15 03:05:21     51s] (I)      GCell row height  : 4140
[12/15 03:05:21     51s] (I)      Actual row height : 4140
[12/15 03:05:21     51s] (I)      GCell align ref   : 480220 480220
[12/15 03:05:21     51s] (I)      Track table information for default rule: 
[12/15 03:05:21     51s] (I)      met1 has single uniform track structure
[12/15 03:05:21     51s] (I)      met2 has single uniform track structure
[12/15 03:05:21     51s] (I)      met3 has single uniform track structure
[12/15 03:05:21     51s] (I)      met4 has single uniform track structure
[12/15 03:05:21     51s] (I)      met5 has single uniform track structure
[12/15 03:05:21     51s] (I)      =============== Default via ===============
[12/15 03:05:21     51s] (I)      +---+------------------+------------------+
[12/15 03:05:21     51s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/15 03:05:21     51s] (I)      +---+------------------+------------------+
[12/15 03:05:21     51s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/15 03:05:21     51s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/15 03:05:21     51s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/15 03:05:21     51s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/15 03:05:21     51s] (I)      +---+------------------+------------------+
[12/15 03:05:21     51s] (I)      Read 6040 PG shapes
[12/15 03:05:21     51s] (I)      Read 0 clock shapes
[12/15 03:05:21     51s] (I)      Read 0 other shapes
[12/15 03:05:21     51s] (I)      #Routing Blockages  : 0
[12/15 03:05:21     51s] (I)      #Instance Blockages : 45786
[12/15 03:05:21     51s] (I)      #PG Blockages       : 6040
[12/15 03:05:21     51s] (I)      #Halo Blockages     : 0
[12/15 03:05:21     51s] (I)      #Boundary Blockages : 0
[12/15 03:05:21     51s] (I)      #Clock Blockages    : 0
[12/15 03:05:21     51s] (I)      #Other Blockages    : 0
[12/15 03:05:21     51s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 03:05:21     51s] (I)      Custom ignore net properties:
[12/15 03:05:21     51s] (I)      1 : NotLegal
[12/15 03:05:21     51s] (I)      Default ignore net properties:
[12/15 03:05:21     51s] (I)      1 : Special
[12/15 03:05:21     51s] (I)      2 : Analog
[12/15 03:05:21     51s] (I)      3 : Fixed
[12/15 03:05:21     51s] (I)      4 : Skipped
[12/15 03:05:21     51s] (I)      5 : MixedSignal
[12/15 03:05:21     51s] (I)      Prerouted net properties:
[12/15 03:05:21     51s] (I)      1 : NotLegal
[12/15 03:05:21     51s] (I)      2 : Special
[12/15 03:05:21     51s] (I)      3 : Analog
[12/15 03:05:21     51s] (I)      4 : Fixed
[12/15 03:05:21     51s] (I)      5 : Skipped
[12/15 03:05:21     51s] (I)      6 : MixedSignal
[12/15 03:05:21     51s] (I)      Early global route reroute all routable nets
[12/15 03:05:21     51s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 03:05:21     51s] (I)      Read 11654 nets ( ignored 0 )
[12/15 03:05:21     51s] (I)        Front-side 11654 ( ignored 0 )
[12/15 03:05:21     51s] (I)        Back-side  0 ( ignored 0 )
[12/15 03:05:21     51s] (I)        Both-side  0 ( ignored 0 )
[12/15 03:05:21     51s] (I)      early_global_route_priority property id does not exist.
[12/15 03:05:21     51s] (I)      Read Num Blocks=51826  Num Prerouted Wires=0  Num CS=0
[12/15 03:05:21     51s] (I)      Layer 1 (V) : #blockages 10351 : #preroutes 0
[12/15 03:05:21     51s] (I)      Layer 2 (H) : #blockages 32558 : #preroutes 0
[12/15 03:05:21     51s] (I)      Layer 3 (V) : #blockages 6335 : #preroutes 0
[12/15 03:05:21     51s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/15 03:05:21     51s] (I)      Number of ignored nets                =      0
[12/15 03:05:21     51s] (I)      Number of connected nets              =      0
[12/15 03:05:21     51s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 03:05:21     51s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/15 03:05:21     51s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 03:05:21     51s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 03:05:21     51s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 03:05:21     51s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 03:05:21     51s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 03:05:21     51s] (I)      Ndr track 0 does not exist
[12/15 03:05:21     51s] (I)      ---------------------Grid Graph Info--------------------
[12/15 03:05:21     51s] (I)      Routing area        : (0, 0) - (1547330, 1563665)
[12/15 03:05:21     51s] (I)      Core area           : (480220, 480220) - (1067310, 1080520)
[12/15 03:05:21     51s] (I)      Site width          :   460  (dbu)
[12/15 03:05:21     51s] (I)      Row height          :  4140  (dbu)
[12/15 03:05:21     51s] (I)      GCell row height    :  4140  (dbu)
[12/15 03:05:21     51s] (I)      GCell width         : 37260  (dbu)
[12/15 03:05:21     51s] (I)      GCell height        : 37260  (dbu)
[12/15 03:05:21     51s] (I)      Grid                :    42    42     5
[12/15 03:05:21     51s] (I)      Layer numbers       :     1     2     3     4     5
[12/15 03:05:21     51s] (I)      Vertical capacity   :     0 37260     0 37260     0
[12/15 03:05:21     51s] (I)      Horizontal capacity :     0     0 37260     0 37260
[12/15 03:05:21     51s] (I)      Default wire width  :   140   140   300   300  1600
[12/15 03:05:21     51s] (I)      Default wire space  :   140   140   300   300  1600
[12/15 03:05:21     51s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/15 03:05:21     51s] (I)      Default pitch size  :   280   460   610   615  3660
[12/15 03:05:21     51s] (I)      First track coord   :   440   440   760   520  4420
[12/15 03:05:21     51s] (I)      Num tracks per GCell: 133.07 81.00 61.08 60.59 10.18
[12/15 03:05:21     51s] (I)      Total num of tracks :  3399  3363  2562  2515   426
[12/15 03:05:21     51s] (I)      Num of masks        :     1     1     1     1     1
[12/15 03:05:21     51s] (I)      Num of trim masks   :     0     0     0     0     0
[12/15 03:05:21     51s] (I)      --------------------------------------------------------
[12/15 03:05:21     51s] 
[12/15 03:05:21     51s] (I)      ============ Routing rule table ============
[12/15 03:05:21     51s] (I)      Rule id: 0  Nets: 11610
[12/15 03:05:21     51s] (I)      ========================================
[12/15 03:05:21     51s] (I)      
[12/15 03:05:21     51s] (I)      ======== NDR :  =========
[12/15 03:05:21     51s] (I)      +--------------+--------+
[12/15 03:05:21     51s] (I)      |           ID |      0 |
[12/15 03:05:21     51s] (I)      |         Name |        |
[12/15 03:05:21     51s] (I)      |      Default |    yes |
[12/15 03:05:21     51s] (I)      |  Clk Special |     no |
[12/15 03:05:21     51s] (I)      | Hard spacing |     no |
[12/15 03:05:21     51s] (I)      |    NDR track | (none) |
[12/15 03:05:21     51s] (I)      |      NDR via | (none) |
[12/15 03:05:21     51s] (I)      |  Extra space |      0 |
[12/15 03:05:21     51s] (I)      |      Shields |      0 |
[12/15 03:05:21     51s] (I)      |   Demand (H) |      1 |
[12/15 03:05:21     51s] (I)      |   Demand (V) |      1 |
[12/15 03:05:21     51s] (I)      |        #Nets |  11610 |
[12/15 03:05:21     51s] (I)      +--------------+--------+
[12/15 03:05:21     51s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:21     51s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/15 03:05:21     51s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:21     51s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/15 03:05:21     51s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/15 03:05:21     51s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/15 03:05:21     51s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/15 03:05:21     51s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:21     51s] (I)      =============== Blocked Tracks ===============
[12/15 03:05:21     51s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:21     51s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 03:05:21     51s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:21     51s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 03:05:21     51s] (I)      |     2 |  141246 |    83404 |        59.05% |
[12/15 03:05:21     51s] (I)      |     3 |  107604 |    64880 |        60.30% |
[12/15 03:05:21     51s] (I)      |     4 |  105630 |    69355 |        65.66% |
[12/15 03:05:21     51s] (I)      |     5 |   17892 |    11818 |        66.05% |
[12/15 03:05:21     51s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:21     51s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 3.16 MB )
[12/15 03:05:21     51s] (I)      Reset routing kernel
[12/15 03:05:21     51s] (I)      numLocalWires=35771  numGlobalNetBranches=7670  numLocalNetBranches=10255
[12/15 03:05:21     51s] (I)      totalPins=35544  totalGlobalPin=8553 (24.06%)
[12/15 03:05:21     51s] (I)      total 2D Cap : 165570 = (54619 H, 110951 V)
[12/15 03:05:21     51s] (I)      total 2D Demand : 1721 = (0 H, 1721 V)
[12/15 03:05:21     51s] (I)      
[12/15 03:05:21     51s] (I)      ============  Phase 1a Route ============
[12/15 03:05:21     51s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[12/15 03:05:21     51s] (I)      Usage: 9000 = (4712 H, 4288 V) = (8.63% H, 3.86% V) = (1.756e+05um H, 1.598e+05um V)
[12/15 03:05:21     51s] (I)      
[12/15 03:05:21     51s] (I)      ============  Phase 1b Route ============
[12/15 03:05:21     51s] (I)      Usage: 9001 = (4712 H, 4289 V) = (8.63% H, 3.87% V) = (1.756e+05um H, 1.598e+05um V)
[12/15 03:05:21     51s] (I)      eGR overflow: 1.84% H + 0.00% V
[12/15 03:05:21     51s] 
[12/15 03:05:21     51s] (I)      Updating congestion map
[12/15 03:05:21     51s] (I)      Overflow after Early Global Route 0.90% H + 0.00% V
[12/15 03:05:21     51s] (I)      Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3.16 MB )
[12/15 03:05:21     51s] Finished Early Global Route rough congestion estimation: mem = 3300.9M
[12/15 03:05:21     51s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.073, REAL:0.062, MEM:3300.9M, EPOCH TIME: 1734228321.134937
[12/15 03:05:21     51s] earlyGlobalRoute rough estimation gcell size 9 row height
[12/15 03:05:21     51s] OPERPROF: Starting CDPad at level 1, MEM:3300.9M, EPOCH TIME: 1734228321.135107
[12/15 03:05:21     51s] CDPadU 0.636 -> 0.636. R=0.518, N=11526, GS=37.260
[12/15 03:05:21     51s] OPERPROF: Finished CDPad at level 1, CPU:0.062, REAL:0.020, MEM:3300.9M, EPOCH TIME: 1734228321.155044
[12/15 03:05:21     51s] OPERPROF: Starting NP-MAIN at level 1, MEM:3300.9M, EPOCH TIME: 1734228321.155676
[12/15 03:05:21     51s] OPERPROF:   Starting NP-Place at level 2, MEM:3402.4M, EPOCH TIME: 1734228321.179192
[12/15 03:05:21     51s] OPERPROF:   Finished NP-Place at level 2, CPU:0.029, REAL:0.011, MEM:3421.7M, EPOCH TIME: 1734228321.190026
[12/15 03:05:21     51s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.102, REAL:0.046, MEM:3325.7M, EPOCH TIME: 1734228321.201474
[12/15 03:05:21     51s] Global placement CDP skipped at cutLevel 7.
[12/15 03:05:21     51s] Iteration  7: Total net bbox = 2.366e+05 (1.26e+05 1.11e+05)
[12/15 03:05:21     51s]               Est.  stn bbox = 3.256e+05 (1.70e+05 1.56e+05)
[12/15 03:05:21     51s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 3325.7M
[12/15 03:05:22     53s] 
[12/15 03:05:22     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 03:05:22     53s] TLC MultiMap info (StdDelay):
[12/15 03:05:22     53s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/15 03:05:22     53s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/15 03:05:22     53s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/15 03:05:22     53s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/15 03:05:22     53s]  Setting StdDelay to: 58.5ps
[12/15 03:05:22     53s] 
[12/15 03:05:22     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 03:05:22     54s] nrCritNet: 0.00% ( 0 / 11654 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[12/15 03:05:23     56s] nrCritNet: 0.00% ( 0 / 11654 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[12/15 03:05:23     56s] Iteration  8: Total net bbox = 2.366e+05 (1.26e+05 1.11e+05)
[12/15 03:05:23     56s]               Est.  stn bbox = 3.256e+05 (1.70e+05 1.56e+05)
[12/15 03:05:23     56s]               cpu = 0:00:05.1 real = 0:00:02.0 mem = 3293.7M
[12/15 03:05:23     56s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3293.7M, EPOCH TIME: 1734228323.593445
[12/15 03:05:23     56s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/15 03:05:23     56s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3293.7M, EPOCH TIME: 1734228323.593964
[12/15 03:05:23     56s] OPERPROF: Starting NP-MAIN at level 1, MEM:3293.7M, EPOCH TIME: 1734228323.594562
[12/15 03:05:23     56s] OPERPROF:   Starting NP-Place at level 2, MEM:3421.7M, EPOCH TIME: 1734228323.621014
[12/15 03:05:24     58s] OPERPROF:   Finished NP-Place at level 2, CPU:2.090, REAL:0.501, MEM:3453.7M, EPOCH TIME: 1734228324.122477
[12/15 03:05:24     58s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.168, REAL:0.539, MEM:3325.7M, EPOCH TIME: 1734228324.133317
[12/15 03:05:24     58s] Legalizing MH Cells... 0 / 0 (level 5)
[12/15 03:05:24     58s] MH packer: No MH instances from GP
[12/15 03:05:24     58s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3325.7M, DRC: 0)
[12/15 03:05:24     58s] 0 (out of 0) MH cells were successfully legalized.
[12/15 03:05:24     58s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3325.7M, EPOCH TIME: 1734228324.134449
[12/15 03:05:24     58s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/15 03:05:24     58s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3325.7M, EPOCH TIME: 1734228324.135417
[12/15 03:05:24     58s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3325.7M, EPOCH TIME: 1734228324.135531
[12/15 03:05:24     58s] Starting Early Global Route rough congestion estimation: mem = 3325.7M
[12/15 03:05:24     58s] (I)      Initializing eGR engine (rough)
[12/15 03:05:24     58s] Set min layer with default ( 2 )
[12/15 03:05:24     58s] Set max layer with parameter ( 5 )
[12/15 03:05:24     58s] (I)      Initializing eGR engine (rough)
[12/15 03:05:24     58s] Set min layer with default ( 2 )
[12/15 03:05:24     58s] Set max layer with parameter ( 5 )
[12/15 03:05:24     58s] (I)      Started Early Global Route kernel ( Curr Mem: 3.17 MB )
[12/15 03:05:24     58s] (I)      Running eGR Rough flow
[12/15 03:05:24     58s] (I)      # wire layers (front) : 6
[12/15 03:05:24     58s] (I)      # wire layers (back)  : 0
[12/15 03:05:24     58s] (I)      min wire layer : 1
[12/15 03:05:24     58s] (I)      max wire layer : 5
[12/15 03:05:24     58s] (I)      # cut layers (front) : 5
[12/15 03:05:24     58s] (I)      # cut layers (back)  : 0
[12/15 03:05:24     58s] (I)      min cut layer : 1
[12/15 03:05:24     58s] (I)      max cut layer : 4
[12/15 03:05:24     58s] (I)      ================================ Layers ================================
[12/15 03:05:24     58s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:24     58s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/15 03:05:24     58s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:24     58s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/15 03:05:24     58s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/15 03:05:24     58s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:05:24     58s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/15 03:05:24     58s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:05:24     58s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/15 03:05:24     58s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:05:24     58s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/15 03:05:24     58s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:05:24     58s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/15 03:05:24     58s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/15 03:05:24     58s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:24     58s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/15 03:05:24     58s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/15 03:05:24     58s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:24     58s] (I)      Started Import and model ( Curr Mem: 3.17 MB )
[12/15 03:05:24     58s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:05:24     58s] (I)      == Non-default Options ==
[12/15 03:05:24     58s] (I)      Print mode                                         : 2
[12/15 03:05:24     58s] (I)      Stop if highly congested                           : false
[12/15 03:05:24     58s] (I)      Local connection modeling                          : true
[12/15 03:05:24     58s] (I)      Maximum routing layer                              : 5
[12/15 03:05:24     58s] (I)      Top routing layer                                  : 5
[12/15 03:05:24     58s] (I)      Assign partition pins                              : false
[12/15 03:05:24     58s] (I)      Support large GCell                                : true
[12/15 03:05:24     58s] (I)      Number of threads                                  : 8
[12/15 03:05:24     58s] (I)      Number of rows per GCell                           : 5
[12/15 03:05:24     58s] (I)      Max num rows per GCell                             : 32
[12/15 03:05:24     58s] (I)      Route tie net to shape                             : auto
[12/15 03:05:24     58s] (I)      Method to set GCell size                           : row
[12/15 03:05:24     58s] (I)      Tie hi/lo max distance                             : 41.400000
[12/15 03:05:24     58s] (I)      Counted 4678 PG shapes. eGR will not process PG shapes layer by layer.
[12/15 03:05:24     58s] (I)      ============== Pin Summary ==============
[12/15 03:05:24     58s] (I)      +-------+--------+---------+------------+
[12/15 03:05:24     58s] (I)      | Layer | # pins | % total |      Group |
[12/15 03:05:24     58s] (I)      +-------+--------+---------+------------+
[12/15 03:05:24     58s] (I)      |     1 |  35240 |   99.02 |        Pin |
[12/15 03:05:24     58s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/15 03:05:24     58s] (I)      |     3 |    304 |    0.85 | Pin access |
[12/15 03:05:24     58s] (I)      |     4 |      0 |    0.00 |      Other |
[12/15 03:05:24     58s] (I)      |     5 |     44 |    0.12 |      Other |
[12/15 03:05:24     58s] (I)      +-------+--------+---------+------------+
[12/15 03:05:24     58s] (I)      Use row-based GCell size
[12/15 03:05:24     58s] (I)      Use row-based GCell align
[12/15 03:05:24     58s] (I)      layer 0 area = 83000
[12/15 03:05:24     58s] (I)      layer 1 area = 67600
[12/15 03:05:24     58s] (I)      layer 2 area = 240000
[12/15 03:05:24     58s] (I)      layer 3 area = 240000
[12/15 03:05:24     58s] (I)      layer 4 area = 4000000
[12/15 03:05:24     58s] (I)      GCell unit size   : 4140
[12/15 03:05:24     58s] (I)      GCell multiplier  : 5
[12/15 03:05:24     58s] (I)      GCell row height  : 4140
[12/15 03:05:24     58s] (I)      Actual row height : 4140
[12/15 03:05:24     58s] (I)      GCell align ref   : 480220 480220
[12/15 03:05:24     58s] (I)      Track table information for default rule: 
[12/15 03:05:24     58s] (I)      met1 has single uniform track structure
[12/15 03:05:24     58s] (I)      met2 has single uniform track structure
[12/15 03:05:24     58s] (I)      met3 has single uniform track structure
[12/15 03:05:24     58s] (I)      met4 has single uniform track structure
[12/15 03:05:24     58s] (I)      met5 has single uniform track structure
[12/15 03:05:24     58s] (I)      =============== Default via ===============
[12/15 03:05:24     58s] (I)      +---+------------------+------------------+
[12/15 03:05:24     58s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/15 03:05:24     58s] (I)      +---+------------------+------------------+
[12/15 03:05:24     58s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/15 03:05:24     58s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/15 03:05:24     58s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/15 03:05:24     58s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/15 03:05:24     58s] (I)      +---+------------------+------------------+
[12/15 03:05:24     58s] (I)      Read 6040 PG shapes
[12/15 03:05:24     58s] (I)      Read 0 clock shapes
[12/15 03:05:24     58s] (I)      Read 0 other shapes
[12/15 03:05:24     58s] (I)      #Routing Blockages  : 0
[12/15 03:05:24     58s] (I)      #Instance Blockages : 45786
[12/15 03:05:24     58s] (I)      #PG Blockages       : 6040
[12/15 03:05:24     58s] (I)      #Halo Blockages     : 0
[12/15 03:05:24     58s] (I)      #Boundary Blockages : 0
[12/15 03:05:24     58s] (I)      #Clock Blockages    : 0
[12/15 03:05:24     58s] (I)      #Other Blockages    : 0
[12/15 03:05:24     58s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 03:05:24     58s] (I)      Custom ignore net properties:
[12/15 03:05:24     58s] (I)      1 : NotLegal
[12/15 03:05:24     58s] (I)      Default ignore net properties:
[12/15 03:05:24     58s] (I)      1 : Special
[12/15 03:05:24     58s] (I)      2 : Analog
[12/15 03:05:24     58s] (I)      3 : Fixed
[12/15 03:05:24     58s] (I)      4 : Skipped
[12/15 03:05:24     58s] (I)      5 : MixedSignal
[12/15 03:05:24     58s] (I)      Prerouted net properties:
[12/15 03:05:24     58s] (I)      1 : NotLegal
[12/15 03:05:24     58s] (I)      2 : Special
[12/15 03:05:24     58s] (I)      3 : Analog
[12/15 03:05:24     58s] (I)      4 : Fixed
[12/15 03:05:24     58s] (I)      5 : Skipped
[12/15 03:05:24     58s] (I)      6 : MixedSignal
[12/15 03:05:24     58s] (I)      Early global route reroute all routable nets
[12/15 03:05:24     58s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 03:05:24     58s] (I)      Read 11654 nets ( ignored 0 )
[12/15 03:05:24     58s] (I)        Front-side 11654 ( ignored 0 )
[12/15 03:05:24     58s] (I)        Back-side  0 ( ignored 0 )
[12/15 03:05:24     58s] (I)        Both-side  0 ( ignored 0 )
[12/15 03:05:24     58s] (I)      early_global_route_priority property id does not exist.
[12/15 03:05:24     58s] (I)      Read Num Blocks=51826  Num Prerouted Wires=0  Num CS=0
[12/15 03:05:24     58s] (I)      Layer 1 (V) : #blockages 10351 : #preroutes 0
[12/15 03:05:24     58s] (I)      Layer 2 (H) : #blockages 32558 : #preroutes 0
[12/15 03:05:24     58s] (I)      Layer 3 (V) : #blockages 6335 : #preroutes 0
[12/15 03:05:24     58s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/15 03:05:24     58s] (I)      Number of ignored nets                =      0
[12/15 03:05:24     58s] (I)      Number of connected nets              =      0
[12/15 03:05:24     58s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 03:05:24     58s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/15 03:05:24     58s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 03:05:24     58s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 03:05:24     58s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 03:05:24     58s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 03:05:24     58s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 03:05:24     58s] (I)      Ndr track 0 does not exist
[12/15 03:05:24     58s] (I)      ---------------------Grid Graph Info--------------------
[12/15 03:05:24     58s] (I)      Routing area        : (0, 0) - (1547330, 1563665)
[12/15 03:05:24     58s] (I)      Core area           : (480220, 480220) - (1067310, 1080520)
[12/15 03:05:24     58s] (I)      Site width          :   460  (dbu)
[12/15 03:05:24     58s] (I)      Row height          :  4140  (dbu)
[12/15 03:05:24     58s] (I)      GCell row height    :  4140  (dbu)
[12/15 03:05:24     58s] (I)      GCell width         : 20700  (dbu)
[12/15 03:05:24     58s] (I)      GCell height        : 20700  (dbu)
[12/15 03:05:24     58s] (I)      Grid                :    75    76     5
[12/15 03:05:24     58s] (I)      Layer numbers       :     1     2     3     4     5
[12/15 03:05:24     58s] (I)      Vertical capacity   :     0 20700     0 20700     0
[12/15 03:05:24     58s] (I)      Horizontal capacity :     0     0 20700     0 20700
[12/15 03:05:24     58s] (I)      Default wire width  :   140   140   300   300  1600
[12/15 03:05:24     58s] (I)      Default wire space  :   140   140   300   300  1600
[12/15 03:05:24     58s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/15 03:05:24     58s] (I)      Default pitch size  :   280   460   610   615  3660
[12/15 03:05:24     58s] (I)      First track coord   :   440   440   760   520  4420
[12/15 03:05:24     58s] (I)      Num tracks per GCell: 73.93 45.00 33.93 33.66  5.66
[12/15 03:05:24     58s] (I)      Total num of tracks :  3399  3363  2562  2515   426
[12/15 03:05:24     58s] (I)      Num of masks        :     1     1     1     1     1
[12/15 03:05:24     58s] (I)      Num of trim masks   :     0     0     0     0     0
[12/15 03:05:24     58s] (I)      --------------------------------------------------------
[12/15 03:05:24     58s] 
[12/15 03:05:24     58s] (I)      ============ Routing rule table ============
[12/15 03:05:24     58s] (I)      Rule id: 0  Nets: 11610
[12/15 03:05:24     58s] (I)      ========================================
[12/15 03:05:24     58s] (I)      
[12/15 03:05:24     58s] (I)      ======== NDR :  =========
[12/15 03:05:24     58s] (I)      +--------------+--------+
[12/15 03:05:24     58s] (I)      |           ID |      0 |
[12/15 03:05:24     58s] (I)      |         Name |        |
[12/15 03:05:24     58s] (I)      |      Default |    yes |
[12/15 03:05:24     58s] (I)      |  Clk Special |     no |
[12/15 03:05:24     58s] (I)      | Hard spacing |     no |
[12/15 03:05:24     58s] (I)      |    NDR track | (none) |
[12/15 03:05:24     58s] (I)      |      NDR via | (none) |
[12/15 03:05:24     58s] (I)      |  Extra space |      0 |
[12/15 03:05:24     58s] (I)      |      Shields |      0 |
[12/15 03:05:24     58s] (I)      |   Demand (H) |      1 |
[12/15 03:05:24     58s] (I)      |   Demand (V) |      1 |
[12/15 03:05:24     58s] (I)      |        #Nets |  11610 |
[12/15 03:05:24     58s] (I)      +--------------+--------+
[12/15 03:05:24     58s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:24     58s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/15 03:05:24     58s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:24     58s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/15 03:05:24     58s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/15 03:05:24     58s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/15 03:05:24     58s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/15 03:05:24     58s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:24     58s] (I)      =============== Blocked Tracks ===============
[12/15 03:05:24     58s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:24     58s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 03:05:24     58s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:24     58s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 03:05:24     58s] (I)      |     2 |  255588 |   143459 |        56.13% |
[12/15 03:05:24     58s] (I)      |     3 |  192150 |   107924 |        56.17% |
[12/15 03:05:24     58s] (I)      |     4 |  191140 |   119390 |        62.46% |
[12/15 03:05:24     58s] (I)      |     5 |   31950 |    20143 |        63.05% |
[12/15 03:05:24     58s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:24     58s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.17 MB )
[12/15 03:05:24     58s] (I)      Reset routing kernel
[12/15 03:05:24     58s] (I)      numLocalWires=29246  numGlobalNetBranches=6225  numLocalNetBranches=8419
[12/15 03:05:24     58s] (I)      totalPins=35544  totalGlobalPin=13031 (36.66%)
[12/15 03:05:24     58s] (I)      total 2D Cap : 306874 = (101672 H, 205202 V)
[12/15 03:05:24     58s] (I)      total 2D Demand : 2758 = (0 H, 2758 V)
[12/15 03:05:24     58s] (I)      
[12/15 03:05:24     58s] (I)      ============  Phase 1a Route ============
[12/15 03:05:24     58s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 38
[12/15 03:05:24     58s] (I)      Usage: 16753 = (8382 H, 8371 V) = (8.24% H, 4.08% V) = (1.735e+05um H, 1.733e+05um V)
[12/15 03:05:24     58s] (I)      
[12/15 03:05:24     58s] (I)      ============  Phase 1b Route ============
[12/15 03:05:24     58s] (I)      Usage: 16756 = (8381 H, 8375 V) = (8.24% H, 4.08% V) = (1.735e+05um H, 1.734e+05um V)
[12/15 03:05:24     58s] (I)      eGR overflow: 0.32% H + 0.00% V
[12/15 03:05:24     58s] 
[12/15 03:05:24     58s] (I)      Updating congestion map
[12/15 03:05:24     58s] (I)      Overflow after Early Global Route 0.19% H + 0.00% V
[12/15 03:05:24     58s] (I)      Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3.17 MB )
[12/15 03:05:24     58s] Finished Early Global Route rough congestion estimation: mem = 3300.2M
[12/15 03:05:24     58s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.080, REAL:0.067, MEM:3300.2M, EPOCH TIME: 1734228324.202046
[12/15 03:05:24     58s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/15 03:05:24     58s] OPERPROF: Starting CDPad at level 1, MEM:3300.2M, EPOCH TIME: 1734228324.202218
[12/15 03:05:24     59s] CDPadU 0.636 -> 0.636. R=0.518, N=11526, GS=20.700
[12/15 03:05:24     59s] OPERPROF: Finished CDPad at level 1, CPU:0.081, REAL:0.022, MEM:3300.2M, EPOCH TIME: 1734228324.224444
[12/15 03:05:24     59s] OPERPROF: Starting NP-MAIN at level 1, MEM:3300.2M, EPOCH TIME: 1734228324.225066
[12/15 03:05:24     59s] OPERPROF:   Starting NP-Place at level 2, MEM:3402.6M, EPOCH TIME: 1734228324.250450
[12/15 03:05:24     59s] OPERPROF:   Finished NP-Place at level 2, CPU:0.025, REAL:0.010, MEM:3415.5M, EPOCH TIME: 1734228324.260835
[12/15 03:05:24     59s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.100, REAL:0.047, MEM:3319.5M, EPOCH TIME: 1734228324.272555
[12/15 03:05:24     59s] Global placement CDP skipped at cutLevel 9.
[12/15 03:05:24     59s] Iteration  9: Total net bbox = 2.454e+05 (1.31e+05 1.15e+05)
[12/15 03:05:24     59s]               Est.  stn bbox = 3.371e+05 (1.77e+05 1.60e+05)
[12/15 03:05:24     59s]               cpu = 0:00:02.4 real = 0:00:01.0 mem = 3319.5M
[12/15 03:05:25     61s] nrCritNet: 0.00% ( 0 / 11654 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[12/15 03:05:26     64s] nrCritNet: 0.00% ( 0 / 11654 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[12/15 03:05:26     64s] Iteration 10: Total net bbox = 2.454e+05 (1.31e+05 1.15e+05)
[12/15 03:05:26     64s]               Est.  stn bbox = 3.371e+05 (1.77e+05 1.60e+05)
[12/15 03:05:26     64s]               cpu = 0:00:05.2 real = 0:00:02.0 mem = 3287.5M
[12/15 03:05:26     64s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3287.5M, EPOCH TIME: 1734228326.686585
[12/15 03:05:26     64s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/15 03:05:26     64s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3287.5M, EPOCH TIME: 1734228326.687119
[12/15 03:05:26     64s] OPERPROF: Starting NP-MAIN at level 1, MEM:3287.5M, EPOCH TIME: 1734228326.687728
[12/15 03:05:26     64s] OPERPROF:   Starting NP-Place at level 2, MEM:3415.5M, EPOCH TIME: 1734228326.714163
[12/15 03:05:27     66s] OPERPROF:   Finished NP-Place at level 2, CPU:2.174, REAL:0.500, MEM:3447.5M, EPOCH TIME: 1734228327.214248
[12/15 03:05:27     66s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.250, REAL:0.538, MEM:3319.5M, EPOCH TIME: 1734228327.225547
[12/15 03:05:27     66s] Legalizing MH Cells... 0 / 0 (level 6)
[12/15 03:05:27     66s] MH packer: No MH instances from GP
[12/15 03:05:27     66s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3319.5M, DRC: 0)
[12/15 03:05:27     66s] 0 (out of 0) MH cells were successfully legalized.
[12/15 03:05:27     66s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3319.5M, EPOCH TIME: 1734228327.226838
[12/15 03:05:27     66s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/15 03:05:27     66s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3319.5M, EPOCH TIME: 1734228327.227896
[12/15 03:05:27     66s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3319.5M, EPOCH TIME: 1734228327.228008
[12/15 03:05:27     66s] Starting Early Global Route rough congestion estimation: mem = 3319.5M
[12/15 03:05:27     66s] (I)      Initializing eGR engine (rough)
[12/15 03:05:27     66s] Set min layer with default ( 2 )
[12/15 03:05:27     66s] Set max layer with parameter ( 5 )
[12/15 03:05:27     66s] (I)      Initializing eGR engine (rough)
[12/15 03:05:27     66s] Set min layer with default ( 2 )
[12/15 03:05:27     66s] Set max layer with parameter ( 5 )
[12/15 03:05:27     66s] (I)      Started Early Global Route kernel ( Curr Mem: 3.17 MB )
[12/15 03:05:27     66s] (I)      Running eGR Rough flow
[12/15 03:05:27     66s] (I)      # wire layers (front) : 6
[12/15 03:05:27     66s] (I)      # wire layers (back)  : 0
[12/15 03:05:27     66s] (I)      min wire layer : 1
[12/15 03:05:27     66s] (I)      max wire layer : 5
[12/15 03:05:27     66s] (I)      # cut layers (front) : 5
[12/15 03:05:27     66s] (I)      # cut layers (back)  : 0
[12/15 03:05:27     66s] (I)      min cut layer : 1
[12/15 03:05:27     66s] (I)      max cut layer : 4
[12/15 03:05:27     66s] (I)      ================================ Layers ================================
[12/15 03:05:27     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:27     66s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/15 03:05:27     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:27     66s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/15 03:05:27     66s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/15 03:05:27     66s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:05:27     66s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/15 03:05:27     66s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:05:27     66s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/15 03:05:27     66s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:05:27     66s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/15 03:05:27     66s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:05:27     66s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/15 03:05:27     66s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/15 03:05:27     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:27     66s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/15 03:05:27     66s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/15 03:05:27     66s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:27     66s] (I)      Started Import and model ( Curr Mem: 3.17 MB )
[12/15 03:05:27     66s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:05:27     66s] (I)      == Non-default Options ==
[12/15 03:05:27     66s] (I)      Print mode                                         : 2
[12/15 03:05:27     66s] (I)      Stop if highly congested                           : false
[12/15 03:05:27     66s] (I)      Local connection modeling                          : true
[12/15 03:05:27     66s] (I)      Maximum routing layer                              : 5
[12/15 03:05:27     66s] (I)      Top routing layer                                  : 5
[12/15 03:05:27     66s] (I)      Assign partition pins                              : false
[12/15 03:05:27     66s] (I)      Support large GCell                                : true
[12/15 03:05:27     66s] (I)      Number of threads                                  : 8
[12/15 03:05:27     66s] (I)      Number of rows per GCell                           : 3
[12/15 03:05:27     66s] (I)      Max num rows per GCell                             : 32
[12/15 03:05:27     66s] (I)      Route tie net to shape                             : auto
[12/15 03:05:27     66s] (I)      Method to set GCell size                           : row
[12/15 03:05:27     66s] (I)      Tie hi/lo max distance                             : 41.400000
[12/15 03:05:27     66s] (I)      Counted 4678 PG shapes. eGR will not process PG shapes layer by layer.
[12/15 03:05:27     66s] (I)      ============== Pin Summary ==============
[12/15 03:05:27     66s] (I)      +-------+--------+---------+------------+
[12/15 03:05:27     66s] (I)      | Layer | # pins | % total |      Group |
[12/15 03:05:27     66s] (I)      +-------+--------+---------+------------+
[12/15 03:05:27     66s] (I)      |     1 |  35240 |   99.02 |        Pin |
[12/15 03:05:27     66s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/15 03:05:27     66s] (I)      |     3 |    304 |    0.85 | Pin access |
[12/15 03:05:27     66s] (I)      |     4 |      0 |    0.00 |      Other |
[12/15 03:05:27     66s] (I)      |     5 |     44 |    0.12 |      Other |
[12/15 03:05:27     66s] (I)      +-------+--------+---------+------------+
[12/15 03:05:27     66s] (I)      Use row-based GCell size
[12/15 03:05:27     66s] (I)      Use row-based GCell align
[12/15 03:05:27     66s] (I)      layer 0 area = 83000
[12/15 03:05:27     66s] (I)      layer 1 area = 67600
[12/15 03:05:27     66s] (I)      layer 2 area = 240000
[12/15 03:05:27     66s] (I)      layer 3 area = 240000
[12/15 03:05:27     66s] (I)      layer 4 area = 4000000
[12/15 03:05:27     66s] (I)      GCell unit size   : 4140
[12/15 03:05:27     66s] (I)      GCell multiplier  : 3
[12/15 03:05:27     66s] (I)      GCell row height  : 4140
[12/15 03:05:27     66s] (I)      Actual row height : 4140
[12/15 03:05:27     66s] (I)      GCell align ref   : 480220 480220
[12/15 03:05:27     66s] (I)      Track table information for default rule: 
[12/15 03:05:27     66s] (I)      met1 has single uniform track structure
[12/15 03:05:27     66s] (I)      met2 has single uniform track structure
[12/15 03:05:27     66s] (I)      met3 has single uniform track structure
[12/15 03:05:27     66s] (I)      met4 has single uniform track structure
[12/15 03:05:27     66s] (I)      met5 has single uniform track structure
[12/15 03:05:27     66s] (I)      =============== Default via ===============
[12/15 03:05:27     66s] (I)      +---+------------------+------------------+
[12/15 03:05:27     66s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/15 03:05:27     66s] (I)      +---+------------------+------------------+
[12/15 03:05:27     66s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/15 03:05:27     66s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/15 03:05:27     66s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/15 03:05:27     66s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/15 03:05:27     66s] (I)      +---+------------------+------------------+
[12/15 03:05:27     66s] (I)      Read 6040 PG shapes
[12/15 03:05:27     66s] (I)      Read 0 clock shapes
[12/15 03:05:27     66s] (I)      Read 0 other shapes
[12/15 03:05:27     66s] (I)      #Routing Blockages  : 0
[12/15 03:05:27     66s] (I)      #Instance Blockages : 45786
[12/15 03:05:27     66s] (I)      #PG Blockages       : 6040
[12/15 03:05:27     66s] (I)      #Halo Blockages     : 0
[12/15 03:05:27     66s] (I)      #Boundary Blockages : 0
[12/15 03:05:27     66s] (I)      #Clock Blockages    : 0
[12/15 03:05:27     66s] (I)      #Other Blockages    : 0
[12/15 03:05:27     66s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 03:05:27     66s] (I)      Custom ignore net properties:
[12/15 03:05:27     66s] (I)      1 : NotLegal
[12/15 03:05:27     66s] (I)      Default ignore net properties:
[12/15 03:05:27     66s] (I)      1 : Special
[12/15 03:05:27     66s] (I)      2 : Analog
[12/15 03:05:27     66s] (I)      3 : Fixed
[12/15 03:05:27     66s] (I)      4 : Skipped
[12/15 03:05:27     66s] (I)      5 : MixedSignal
[12/15 03:05:27     66s] (I)      Prerouted net properties:
[12/15 03:05:27     66s] (I)      1 : NotLegal
[12/15 03:05:27     66s] (I)      2 : Special
[12/15 03:05:27     66s] (I)      3 : Analog
[12/15 03:05:27     66s] (I)      4 : Fixed
[12/15 03:05:27     66s] (I)      5 : Skipped
[12/15 03:05:27     66s] (I)      6 : MixedSignal
[12/15 03:05:27     66s] (I)      Early global route reroute all routable nets
[12/15 03:05:27     66s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 03:05:27     66s] (I)      Read 11654 nets ( ignored 0 )
[12/15 03:05:27     66s] (I)        Front-side 11654 ( ignored 0 )
[12/15 03:05:27     66s] (I)        Back-side  0 ( ignored 0 )
[12/15 03:05:27     66s] (I)        Both-side  0 ( ignored 0 )
[12/15 03:05:27     66s] (I)      early_global_route_priority property id does not exist.
[12/15 03:05:27     66s] (I)      Read Num Blocks=51826  Num Prerouted Wires=0  Num CS=0
[12/15 03:05:27     66s] (I)      Layer 1 (V) : #blockages 10351 : #preroutes 0
[12/15 03:05:27     66s] (I)      Layer 2 (H) : #blockages 32558 : #preroutes 0
[12/15 03:05:27     66s] (I)      Layer 3 (V) : #blockages 6335 : #preroutes 0
[12/15 03:05:27     66s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/15 03:05:27     66s] (I)      Number of ignored nets                =      0
[12/15 03:05:27     66s] (I)      Number of connected nets              =      0
[12/15 03:05:27     66s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 03:05:27     66s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/15 03:05:27     66s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 03:05:27     66s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 03:05:27     66s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 03:05:27     66s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 03:05:27     66s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 03:05:27     66s] (I)      Ndr track 0 does not exist
[12/15 03:05:27     66s] (I)      ---------------------Grid Graph Info--------------------
[12/15 03:05:27     66s] (I)      Routing area        : (0, 0) - (1547330, 1563665)
[12/15 03:05:27     66s] (I)      Core area           : (480220, 480220) - (1067310, 1080520)
[12/15 03:05:27     66s] (I)      Site width          :   460  (dbu)
[12/15 03:05:27     66s] (I)      Row height          :  4140  (dbu)
[12/15 03:05:27     66s] (I)      GCell row height    :  4140  (dbu)
[12/15 03:05:27     66s] (I)      GCell width         : 12420  (dbu)
[12/15 03:05:27     66s] (I)      GCell height        : 12420  (dbu)
[12/15 03:05:27     66s] (I)      Grid                :   125   126     5
[12/15 03:05:27     66s] (I)      Layer numbers       :     1     2     3     4     5
[12/15 03:05:27     66s] (I)      Vertical capacity   :     0 12420     0 12420     0
[12/15 03:05:27     66s] (I)      Horizontal capacity :     0     0 12420     0 12420
[12/15 03:05:27     66s] (I)      Default wire width  :   140   140   300   300  1600
[12/15 03:05:27     66s] (I)      Default wire space  :   140   140   300   300  1600
[12/15 03:05:27     66s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/15 03:05:27     66s] (I)      Default pitch size  :   280   460   610   615  3660
[12/15 03:05:27     66s] (I)      First track coord   :   440   440   760   520  4420
[12/15 03:05:27     66s] (I)      Num tracks per GCell: 44.36 27.00 20.36 20.20  3.39
[12/15 03:05:27     66s] (I)      Total num of tracks :  3399  3363  2562  2515   426
[12/15 03:05:27     66s] (I)      Num of masks        :     1     1     1     1     1
[12/15 03:05:27     66s] (I)      Num of trim masks   :     0     0     0     0     0
[12/15 03:05:27     66s] (I)      --------------------------------------------------------
[12/15 03:05:27     66s] 
[12/15 03:05:27     66s] (I)      ============ Routing rule table ============
[12/15 03:05:27     66s] (I)      Rule id: 0  Nets: 11610
[12/15 03:05:27     66s] (I)      ========================================
[12/15 03:05:27     66s] (I)      
[12/15 03:05:27     66s] (I)      ======== NDR :  =========
[12/15 03:05:27     66s] (I)      +--------------+--------+
[12/15 03:05:27     66s] (I)      |           ID |      0 |
[12/15 03:05:27     66s] (I)      |         Name |        |
[12/15 03:05:27     66s] (I)      |      Default |    yes |
[12/15 03:05:27     66s] (I)      |  Clk Special |     no |
[12/15 03:05:27     66s] (I)      | Hard spacing |     no |
[12/15 03:05:27     66s] (I)      |    NDR track | (none) |
[12/15 03:05:27     66s] (I)      |      NDR via | (none) |
[12/15 03:05:27     66s] (I)      |  Extra space |      0 |
[12/15 03:05:27     66s] (I)      |      Shields |      0 |
[12/15 03:05:27     66s] (I)      |   Demand (H) |      1 |
[12/15 03:05:27     66s] (I)      |   Demand (V) |      1 |
[12/15 03:05:27     66s] (I)      |        #Nets |  11610 |
[12/15 03:05:27     66s] (I)      +--------------+--------+
[12/15 03:05:27     66s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:27     66s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/15 03:05:27     66s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:27     66s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/15 03:05:27     66s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/15 03:05:27     66s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/15 03:05:27     66s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/15 03:05:27     66s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:27     66s] (I)      =============== Blocked Tracks ===============
[12/15 03:05:27     66s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:27     66s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 03:05:27     66s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:27     66s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 03:05:27     66s] (I)      |     2 |  423738 |   230523 |        54.40% |
[12/15 03:05:27     66s] (I)      |     3 |  320250 |   173523 |        54.18% |
[12/15 03:05:27     66s] (I)      |     4 |  316890 |   191941 |        60.57% |
[12/15 03:05:27     66s] (I)      |     5 |   53250 |    32948 |        61.87% |
[12/15 03:05:27     66s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:27     66s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3.17 MB )
[12/15 03:05:27     66s] (I)      Reset routing kernel
[12/15 03:05:27     66s] (I)      numLocalWires=21249  numGlobalNetBranches=3995  numLocalNetBranches=6646
[12/15 03:05:27     66s] (I)      totalPins=35544  totalGlobalPin=18492 (52.03%)
[12/15 03:05:27     66s] (I)      total 2D Cap : 517312 = (173968 H, 343344 V)
[12/15 03:05:27     66s] (I)      total 2D Demand : 3933 = (0 H, 3933 V)
[12/15 03:05:27     66s] (I)      
[12/15 03:05:27     66s] (I)      ============  Phase 1a Route ============
[12/15 03:05:27     66s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 30
[12/15 03:05:27     66s] (I)      Usage: 28873 = (14747 H, 14126 V) = (8.48% H, 4.11% V) = (1.832e+05um H, 1.754e+05um V)
[12/15 03:05:27     66s] (I)      
[12/15 03:05:27     66s] (I)      ============  Phase 1b Route ============
[12/15 03:05:27     66s] (I)      Usage: 28876 = (14746 H, 14130 V) = (8.48% H, 4.12% V) = (1.831e+05um H, 1.755e+05um V)
[12/15 03:05:27     66s] (I)      eGR overflow: 0.64% H + 0.16% V
[12/15 03:05:27     66s] 
[12/15 03:05:27     66s] (I)      Updating congestion map
[12/15 03:05:27     66s] (I)      Overflow after Early Global Route 0.44% H + 0.09% V
[12/15 03:05:27     66s] (I)      Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.07 sec, Curr Mem: 3.18 MB )
[12/15 03:05:27     66s] Finished Early Global Route rough congestion estimation: mem = 3304.2M
[12/15 03:05:27     66s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.100, REAL:0.077, MEM:3304.2M, EPOCH TIME: 1734228327.305169
[12/15 03:05:27     66s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/15 03:05:27     66s] OPERPROF: Starting CDPad at level 1, MEM:3304.2M, EPOCH TIME: 1734228327.305349
[12/15 03:05:27     66s] CDPadU 0.636 -> 0.636. R=0.518, N=11526, GS=12.420
[12/15 03:05:27     66s] OPERPROF: Finished CDPad at level 1, CPU:0.079, REAL:0.022, MEM:3309.2M, EPOCH TIME: 1734228327.327737
[12/15 03:05:27     66s] OPERPROF: Starting NP-MAIN at level 1, MEM:3309.2M, EPOCH TIME: 1734228327.328392
[12/15 03:05:27     66s] OPERPROF:   Starting NP-Place at level 2, MEM:3408.3M, EPOCH TIME: 1734228327.353424
[12/15 03:05:27     66s] AB param 14.1% (1624/11526).
[12/15 03:05:27     66s] OPERPROF:   Finished NP-Place at level 2, CPU:0.027, REAL:0.014, MEM:3415.9M, EPOCH TIME: 1734228327.367838
[12/15 03:05:27     66s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.103, REAL:0.052, MEM:3319.9M, EPOCH TIME: 1734228327.380011
[12/15 03:05:27     66s] Global placement CDP is working on the selected area.
[12/15 03:05:27     66s] OPERPROF: Starting NP-MAIN at level 1, MEM:3319.9M, EPOCH TIME: 1734228327.380856
[12/15 03:05:27     67s] OPERPROF:   Starting NP-Place at level 2, MEM:3415.9M, EPOCH TIME: 1734228327.403021
[12/15 03:05:27     67s] OPERPROF:   Finished NP-Place at level 2, CPU:0.540, REAL:0.171, MEM:3447.9M, EPOCH TIME: 1734228327.574471
[12/15 03:05:27     67s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.606, REAL:0.202, MEM:3319.9M, EPOCH TIME: 1734228327.582612
[12/15 03:05:27     67s] Iteration 11: Total net bbox = 2.513e+05 (1.33e+05 1.18e+05)
[12/15 03:05:27     67s]               Est.  stn bbox = 3.441e+05 (1.80e+05 1.64e+05)
[12/15 03:05:27     67s]               cpu = 0:00:03.2 real = 0:00:01.0 mem = 3319.9M
[12/15 03:05:28     70s] nrCritNet: 0.00% ( 0 / 11654 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[12/15 03:05:30     72s] nrCritNet: 0.00% ( 0 / 11654 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[12/15 03:05:30     72s] Iteration 12: Total net bbox = 2.513e+05 (1.33e+05 1.18e+05)
[12/15 03:05:30     72s]               Est.  stn bbox = 3.441e+05 (1.80e+05 1.64e+05)
[12/15 03:05:30     72s]               cpu = 0:00:05.4 real = 0:00:03.0 mem = 3287.9M
[12/15 03:05:30     72s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3287.9M, EPOCH TIME: 1734228330.060822
[12/15 03:05:30     72s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/15 03:05:30     72s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3287.9M, EPOCH TIME: 1734228330.061759
[12/15 03:05:30     72s] Legalizing MH Cells... 0 / 0 (level 8)
[12/15 03:05:30     72s] MH packer: No MH instances from GP
[12/15 03:05:30     72s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3287.9M, DRC: 0)
[12/15 03:05:30     72s] 0 (out of 0) MH cells were successfully legalized.
[12/15 03:05:30     72s] OPERPROF: Starting NP-MAIN at level 1, MEM:3287.9M, EPOCH TIME: 1734228330.062289
[12/15 03:05:30     73s] OPERPROF:   Starting NP-Place at level 2, MEM:3415.9M, EPOCH TIME: 1734228330.089083
[12/15 03:05:31     78s] GP RA stats: MHOnly 0 nrInst 11526 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/15 03:05:31     80s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3676.1M, EPOCH TIME: 1734228331.505457
[12/15 03:05:31     80s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:3676.1M, EPOCH TIME: 1734228331.505571
[12/15 03:05:31     80s] OPERPROF:   Finished NP-Place at level 2, CPU:7.111, REAL:1.417, MEM:3452.1M, EPOCH TIME: 1734228331.506562
[12/15 03:05:31     80s] OPERPROF: Finished NP-MAIN at level 1, CPU:7.188, REAL:1.455, MEM:3324.1M, EPOCH TIME: 1734228331.517233
[12/15 03:05:31     80s] Iteration 13: Total net bbox = 2.717e+05 (1.44e+05 1.27e+05)
[12/15 03:05:31     80s]               Est.  stn bbox = 3.634e+05 (1.91e+05 1.73e+05)
[12/15 03:05:31     80s]               cpu = 0:00:07.2 real = 0:00:01.0 mem = 3324.1M
[12/15 03:05:31     80s] [adp] clock
[12/15 03:05:31     80s] [adp] weight, nr nets, wire length
[12/15 03:05:31     80s] [adp]      0        2  0.000000
[12/15 03:05:31     80s] [adp] data
[12/15 03:05:31     80s] [adp] weight, nr nets, wire length
[12/15 03:05:31     80s] [adp]      0    11652  271744.891000
[12/15 03:05:31     80s] [adp] 0.000000|0.000000|0.000000
[12/15 03:05:31     80s] Iteration 14: Total net bbox = 2.717e+05 (1.44e+05 1.27e+05)
[12/15 03:05:31     80s]               Est.  stn bbox = 3.634e+05 (1.91e+05 1.73e+05)
[12/15 03:05:31     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3324.1M
[12/15 03:05:31     80s] *** cost = 2.717e+05 (1.44e+05 1.27e+05) (cpu for global=0:00:38.7) real=0:00:14.0***
[12/15 03:05:31     80s] Placement multithread real runtime: 0:00:14.0 with 8 threads.
[12/15 03:05:31     80s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[12/15 03:05:31     80s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3324.1M, EPOCH TIME: 1734228331.569946
[12/15 03:05:31     80s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3324.1M, EPOCH TIME: 1734228331.570004
[12/15 03:05:31     80s] Saved padding area to DB
[12/15 03:05:31     80s] Cell fpga_top LLGs are deleted
[12/15 03:05:31     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:31     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:31     80s] # Resetting pin-track-align track data.
[12/15 03:05:31     80s] Solver runtime cpu: 0:00:19.6 real: 0:00:04.4
[12/15 03:05:31     80s] Core Placement runtime cpu: 0:00:20.7 real: 0:00:06.0
[12/15 03:05:31     80s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3324.1M, EPOCH TIME: 1734228331.574318
[12/15 03:05:31     80s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3324.1M, EPOCH TIME: 1734228331.574368
[12/15 03:05:31     80s] Processing tracks to init pin-track alignment.
[12/15 03:05:31     80s] z: 2, totalTracks: 1
[12/15 03:05:31     80s] z: 4, totalTracks: 1
[12/15 03:05:31     80s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:05:31     80s] Cell fpga_top LLGs are deleted
[12/15 03:05:31     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:31     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:31     80s] # Building fpga_top llgBox search-tree.
[12/15 03:05:31     80s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3324.1M, EPOCH TIME: 1734228331.578354
[12/15 03:05:31     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:31     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:31     80s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3324.1M, EPOCH TIME: 1734228331.578607
[12/15 03:05:31     80s] Max number of tech site patterns supported in site array is 256.
[12/15 03:05:31     80s] Core basic site is CoreSite
[12/15 03:05:31     80s] After signature check, allow fast init is true, keep pre-filter is true.
[12/15 03:05:31     80s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/15 03:05:31     80s] Fast DP-INIT is on for default
[12/15 03:05:31     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/15 03:05:31     80s] Atter site array init, number of instance map data is 0.
[12/15 03:05:31     80s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.010, REAL:0.005, MEM:3324.1M, EPOCH TIME: 1734228331.583883
[12/15 03:05:31     80s] 
[12/15 03:05:31     80s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:05:31     80s] OPERPROF:       Starting CMU at level 4, MEM:3324.1M, EPOCH TIME: 1734228331.584964
[12/15 03:05:31     80s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:3324.1M, EPOCH TIME: 1734228331.585805
[12/15 03:05:31     80s] 
[12/15 03:05:31     80s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:05:31     80s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.015, REAL:0.008, MEM:3324.1M, EPOCH TIME: 1734228331.586582
[12/15 03:05:31     80s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3324.1M, EPOCH TIME: 1734228331.586606
[12/15 03:05:31     80s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3324.1M, EPOCH TIME: 1734228331.586704
[12/15 03:05:31     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3324.1MB).
[12/15 03:05:31     80s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.022, REAL:0.015, MEM:3324.1M, EPOCH TIME: 1734228331.589295
[12/15 03:05:31     80s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.022, REAL:0.015, MEM:3324.1M, EPOCH TIME: 1734228331.589322
[12/15 03:05:31     80s] TDRefine: refinePlace mode is spiral
[12/15 03:05:31     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.125374.1
[12/15 03:05:31     80s] OPERPROF: Starting Refine-Place at level 1, MEM:3324.1M, EPOCH TIME: 1734228331.589388
[12/15 03:05:31     80s] *** Starting refinePlace (0:01:20 mem=3324.1M) ***
[12/15 03:05:31     80s] Total net bbox length = 2.717e+05 (1.444e+05 1.274e+05) (ext = 5.070e+04)
[12/15 03:05:31     80s] 
[12/15 03:05:31     80s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:05:31     80s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 03:05:31     80s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:05:31     80s] Set min layer with default ( 2 )
[12/15 03:05:31     80s] Set max layer with parameter ( 5 )
[12/15 03:05:31     80s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:05:31     80s] Set min layer with default ( 2 )
[12/15 03:05:31     80s] Set max layer with parameter ( 5 )
[12/15 03:05:31     80s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3324.1M, EPOCH TIME: 1734228331.600469
[12/15 03:05:31     80s] Starting refinePlace ...
[12/15 03:05:31     80s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:05:31     80s] Set min layer with default ( 2 )
[12/15 03:05:31     80s] Set max layer with parameter ( 5 )
[12/15 03:05:31     80s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:05:31     80s] Set min layer with default ( 2 )
[12/15 03:05:31     80s] Set max layer with parameter ( 5 )
[12/15 03:05:31     80s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3452.1M, EPOCH TIME: 1734228331.615990
[12/15 03:05:31     80s] DDP initSite1 nrRow 145 nrJob 145
[12/15 03:05:31     80s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3452.1M, EPOCH TIME: 1734228331.616037
[12/15 03:05:31     80s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3452.1M, EPOCH TIME: 1734228331.616144
[12/15 03:05:31     80s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3452.1M, EPOCH TIME: 1734228331.616166
[12/15 03:05:31     80s] DDP markSite nrRow 145 nrJob 145
[12/15 03:05:31     80s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3452.1M, EPOCH TIME: 1734228331.616292
[12/15 03:05:31     80s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.000, MEM:3452.1M, EPOCH TIME: 1734228331.616313
[12/15 03:05:31     80s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3452.1M, EPOCH TIME: 1734228331.618110
[12/15 03:05:31     80s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3452.1M, EPOCH TIME: 1734228331.618134
[12/15 03:05:31     80s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.003, REAL:0.000, MEM:3452.1M, EPOCH TIME: 1734228331.618584
[12/15 03:05:31     80s] ** Cut row section cpu time 0:00:00.0.
[12/15 03:05:31     80s]  ** Cut row section real time 0:00:00.0.
[12/15 03:05:31     80s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.003, REAL:0.001, MEM:3452.1M, EPOCH TIME: 1734228331.618639
[12/15 03:05:31     80s]   Spread Effort: high, standalone mode, useDDP on.
[12/15 03:05:31     80s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3292.1MB) @(0:01:20 - 0:01:20).
[12/15 03:05:31     80s] Move report: preRPlace moves 11526 insts, mean move: 0.45 um, max move: 3.91 um 
[12/15 03:05:31     80s] 	Max move on inst (grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (481.18, 827.72) --> (481.14, 823.84)
[12/15 03:05:31     80s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX1
[12/15 03:05:31     80s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3292.1M, EPOCH TIME: 1734228331.653538
[12/15 03:05:31     80s] Tweakage: fix icg 1, fix clk 0.
[12/15 03:05:31     80s] Tweakage: density cost 0, scale 0.4.
[12/15 03:05:31     80s] Tweakage: activity cost 0, scale 1.0.
[12/15 03:05:31     80s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3420.1M, EPOCH TIME: 1734228331.663715
[12/15 03:05:31     80s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3420.1M, EPOCH TIME: 1734228331.667922
[12/15 03:05:31     80s] Tweakage swap 624 pairs.
[12/15 03:05:31     80s] Tweakage perm 380 insts, flip 5179 insts.
[12/15 03:05:31     80s] Tweakage perm 90 insts, flip 270 insts.
[12/15 03:05:31     80s] Tweakage swap 149 pairs.
[12/15 03:05:31     80s] Tweakage perm 69 insts, flip 149 insts.
[12/15 03:05:31     80s] Tweakage perm 1 insts, flip 1 insts.
[12/15 03:05:32     80s] Tweakage swap 235 pairs.
[12/15 03:05:32     81s] Tweakage swap 12 pairs.
[12/15 03:05:32     81s] Tweakage perm 203 insts, flip 1017 insts.
[12/15 03:05:32     81s] Tweakage perm 36 insts, flip 60 insts.
[12/15 03:05:32     81s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.839, REAL:0.784, MEM:4432.1M, EPOCH TIME: 1734228332.451438
[12/15 03:05:32     81s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.845, REAL:0.789, MEM:4432.1M, EPOCH TIME: 1734228332.453098
[12/15 03:05:32     81s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.870, REAL:0.810, MEM:3336.1M, EPOCH TIME: 1734228332.463385
[12/15 03:05:32     81s] Move report: Congestion aware Tweak moves 1794 insts, mean move: 6.24 um, max move: 57.96 um 
[12/15 03:05:32     81s] 	Max move on inst (cby_1__1_/mux_left_ipin_5/INVX4_0_): (1041.42, 823.84) --> (1004.16, 844.54)
[12/15 03:05:32     81s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.9, real=0:00:01.0, mem=3336.1mb) @(0:01:20 - 0:01:21).
[12/15 03:05:32     81s] 
[12/15 03:05:32     81s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/15 03:05:32     81s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7f834b816900.
[12/15 03:05:32     81s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 2 thread pools are available.
[12/15 03:05:32     81s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 03:05:32     81s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/15 03:05:32     81s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 03:05:32     81s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3432.1MB) @(0:01:21 - 0:01:22).
[12/15 03:05:32     81s] Move report: Detail placement moves 11526 insts, mean move: 1.36 um, max move: 58.03 um 
[12/15 03:05:32     81s] 	Max move on inst (cby_1__1_/mux_left_ipin_5/INVX4_0_): (1041.47, 823.82) --> (1004.16, 844.54)
[12/15 03:05:32     81s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3432.1MB
[12/15 03:05:32     81s] Statistics of distance of Instance movement in refine placement:
[12/15 03:05:32     81s]   maximum (X+Y) =        58.03 um
[12/15 03:05:32     81s]   inst (cby_1__1_/mux_left_ipin_5/INVX4_0_) with max move: (1041.47, 823.822) -> (1004.16, 844.54)
[12/15 03:05:32     81s]   mean    (X+Y) =         1.36 um
[12/15 03:05:32     81s] Summary Report:
[12/15 03:05:32     81s] Instances move: 11526 (out of 11526 movable)
[12/15 03:05:32     81s] Instances flipped: 0
[12/15 03:05:32     81s] Mean displacement: 1.36 um
[12/15 03:05:32     81s] Max displacement: 58.03 um (Instance: cby_1__1_/mux_left_ipin_5/INVX4_0_) (1041.47, 823.822) -> (1004.16, 844.54)
[12/15 03:05:32     81s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[12/15 03:05:32     81s] Total instances moved : 11526
[12/15 03:05:32     81s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.309, REAL:1.002, MEM:3432.1M, EPOCH TIME: 1734228332.601991
[12/15 03:05:32     81s] Total net bbox length = 2.610e+05 (1.340e+05 1.270e+05) (ext = 5.190e+04)
[12/15 03:05:32     81s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3432.1MB
[12/15 03:05:32     81s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=3432.1MB) @(0:01:20 - 0:01:22).
[12/15 03:05:32     81s] *** Finished refinePlace (0:01:22 mem=3432.1M) ***
[12/15 03:05:32     81s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.125374.1
[12/15 03:05:32     81s] OPERPROF: Finished Refine-Place at level 1, CPU:1.323, REAL:1.016, MEM:3432.1M, EPOCH TIME: 1734228332.605515
[12/15 03:05:32     81s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3432.1M, EPOCH TIME: 1734228332.605579
[12/15 03:05:32     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11526).
[12/15 03:05:32     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:32     81s] Cell fpga_top LLGs are deleted
[12/15 03:05:32     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:32     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:32     81s] # Resetting pin-track-align track data.
[12/15 03:05:32     81s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.014, REAL:0.007, MEM:3454.1M, EPOCH TIME: 1734228332.612506
[12/15 03:05:32     81s] *** End of Placement (cpu=0:00:42.3, real=0:00:16.0, mem=3454.1M) ***
[12/15 03:05:32     81s] Processing tracks to init pin-track alignment.
[12/15 03:05:32     81s] z: 2, totalTracks: 1
[12/15 03:05:32     81s] z: 4, totalTracks: 1
[12/15 03:05:32     81s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:05:32     81s] Cell fpga_top LLGs are deleted
[12/15 03:05:32     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:32     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:32     81s] # Building fpga_top llgBox search-tree.
[12/15 03:05:32     81s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3454.1M, EPOCH TIME: 1734228332.616233
[12/15 03:05:32     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:32     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:32     81s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3454.1M, EPOCH TIME: 1734228332.616300
[12/15 03:05:32     81s] Max number of tech site patterns supported in site array is 256.
[12/15 03:05:32     81s] Core basic site is CoreSite
[12/15 03:05:32     81s] After signature check, allow fast init is true, keep pre-filter is true.
[12/15 03:05:32     81s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/15 03:05:32     81s] Fast DP-INIT is on for default
[12/15 03:05:32     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/15 03:05:32     81s] Atter site array init, number of instance map data is 0.
[12/15 03:05:32     81s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.005, MEM:3454.1M, EPOCH TIME: 1734228332.621380
[12/15 03:05:32     81s] 
[12/15 03:05:32     81s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:05:32     81s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.007, MEM:3454.1M, EPOCH TIME: 1734228332.622891
[12/15 03:05:32     81s] OPERPROF: Starting Report-Density-Map (include fixed instaces) at level 1, MEM:3454.1M, EPOCH TIME: 1734228332.624022
[12/15 03:05:32     81s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:3454.1M, EPOCH TIME: 1734228332.625081
[12/15 03:05:32     81s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.008, REAL:0.002, MEM:3454.1M, EPOCH TIME: 1734228332.627542
[12/15 03:05:32     81s] default core: bins with density > 0.750 =  0.89 % ( 2 / 225 )
[12/15 03:05:32     81s] Density distribution unevenness ratio = 17.956%
[12/15 03:05:32     81s] Density distribution unevenness ratio (U70) = 0.201%
[12/15 03:05:32     81s] Density distribution unevenness ratio (U80) = 0.000%
[12/15 03:05:32     81s] Density distribution unevenness ratio (U90) = 0.000%
[12/15 03:05:32     81s] OPERPROF: Finished Report-Density-Map (include fixed instaces) at level 1, CPU:0.009, REAL:0.004, MEM:3454.1M, EPOCH TIME: 1734228332.627619
[12/15 03:05:32     81s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3454.1M, EPOCH TIME: 1734228332.627638
[12/15 03:05:32     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:32     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:32     81s] Cell fpga_top LLGs are deleted
[12/15 03:05:32     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:32     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:32     81s] # Resetting pin-track-align track data.
[12/15 03:05:32     81s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.009, REAL:0.003, MEM:3454.1M, EPOCH TIME: 1734228332.630498
[12/15 03:05:32     81s] *** Free Virtual Timing Model ...(mem=3454.1M)
[12/15 03:05:32     81s] **INFO: Enable pre-place timing setting for timing analysis
[12/15 03:05:32     81s] Set Using Default Delay Limit as 101.
[12/15 03:05:32     81s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/15 03:05:32     81s] Set Default Net Delay as 0 ps.
[12/15 03:05:32     81s] Set Default Net Load as 0 pF. 
[12/15 03:05:32     81s] **INFO: Analyzing IO path groups for slack adjustment
[12/15 03:05:33     82s] Effort level <high> specified for reg2reg_tmp.125374 path_group
[12/15 03:05:33     82s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 03:05:33     82s] #################################################################################
[12/15 03:05:33     82s] # Design Stage: PreRoute
[12/15 03:05:33     82s] # Design Name: fpga_top
[12/15 03:05:33     82s] # Design Mode: 130nm
[12/15 03:05:33     82s] # Analysis Mode: MMMC Non-OCV 
[12/15 03:05:33     82s] # Parasitics Mode: No SPEF/RCDB 
[12/15 03:05:33     82s] # Signoff Settings: SI Off 
[12/15 03:05:33     82s] #################################################################################
[12/15 03:05:33     82s] Topological Sorting (REAL = 0:00:00.0, MEM = 3442.6M, InitMEM = 3442.6M)
[12/15 03:05:33     82s] Calculate delays in BcWc mode...
[12/15 03:05:33     82s] Start delay calculation (fullDC) (8 T). (MEM=3442.63)
[12/15 03:05:33     82s] End AAE Lib Interpolated Model. (MEM=3454.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:05:33     83s] Total number of fetched objects 13883
[12/15 03:05:33     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:05:33     83s] End delay calculation. (MEM=3883.71 CPU=0:00:01.2 REAL=0:00:00.0)
[12/15 03:05:33     83s] End delay calculation (fullDC). (MEM=3883.71 CPU=0:00:01.4 REAL=0:00:00.0)
[12/15 03:05:33     83s] *** CDM Built up (cpu=0:00:01.5  real=0:00:00.0  mem= 3883.7M) ***
[12/15 03:05:34     84s] **INFO: Disable pre-place timing setting for timing analysis
[12/15 03:05:34     84s] Set Using Default Delay Limit as 1000.
[12/15 03:05:34     84s] Set Default Net Delay as 1000 ps.
[12/15 03:05:34     84s] Set Default Net Load as 0.5 pF. 
[12/15 03:05:34     84s] Info: Disable timing driven in postCTS congRepair.
[12/15 03:05:34     84s] 
[12/15 03:05:34     84s] Starting congRepair ...
[12/15 03:05:34     84s] User Input Parameters:
[12/15 03:05:34     84s] - Congestion Driven    : On
[12/15 03:05:34     84s] - Timing Driven        : Off
[12/15 03:05:34     84s] - Area-Violation Based : On
[12/15 03:05:34     84s] - Start Rollback Level : -5
[12/15 03:05:34     84s] - Legalized            : On
[12/15 03:05:34     84s] - Window Based         : Off
[12/15 03:05:34     84s] - eDen incr mode       : Off
[12/15 03:05:34     84s] - Small incr mode      : Off
[12/15 03:05:34     84s] 
[12/15 03:05:34     84s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3874.2M, EPOCH TIME: 1734228334.171424
[12/15 03:05:34     84s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3874.2M, EPOCH TIME: 1734228334.171481
[12/15 03:05:34     84s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3874.2M, EPOCH TIME: 1734228334.171919
[12/15 03:05:34     84s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.007, REAL:0.007, MEM:3874.2M, EPOCH TIME: 1734228334.178544
[12/15 03:05:34     84s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3874.2M, EPOCH TIME: 1734228334.178594
[12/15 03:05:34     84s] Starting Early Global Route congestion estimation: mem = 3874.2M
[12/15 03:05:34     84s] (I)      Initializing eGR engine (regular)
[12/15 03:05:34     84s] Set min layer with default ( 2 )
[12/15 03:05:34     84s] Set max layer with parameter ( 5 )
[12/15 03:05:34     84s] (I)      Initializing eGR engine (regular)
[12/15 03:05:34     84s] Set min layer with default ( 2 )
[12/15 03:05:34     84s] Set max layer with parameter ( 5 )
[12/15 03:05:34     84s] (I)      Started Early Global Route kernel ( Curr Mem: 3.17 MB )
[12/15 03:05:34     84s] (I)      Running eGR Regular flow
[12/15 03:05:34     84s] (I)      # wire layers (front) : 6
[12/15 03:05:34     84s] (I)      # wire layers (back)  : 0
[12/15 03:05:34     84s] (I)      min wire layer : 1
[12/15 03:05:34     84s] (I)      max wire layer : 5
[12/15 03:05:34     84s] (I)      # cut layers (front) : 5
[12/15 03:05:34     84s] (I)      # cut layers (back)  : 0
[12/15 03:05:34     84s] (I)      min cut layer : 1
[12/15 03:05:34     84s] (I)      max cut layer : 4
[12/15 03:05:34     84s] (I)      ================================ Layers ================================
[12/15 03:05:34     84s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:34     84s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/15 03:05:34     84s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:34     84s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/15 03:05:34     84s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/15 03:05:34     84s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:05:34     84s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/15 03:05:34     84s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:05:34     84s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/15 03:05:34     84s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:05:34     84s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/15 03:05:34     84s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:05:34     84s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/15 03:05:34     84s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/15 03:05:34     84s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:34     84s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/15 03:05:34     84s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/15 03:05:34     84s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:34     84s] (I)      Started Import and model ( Curr Mem: 3.17 MB )
[12/15 03:05:34     84s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:05:34     84s] (I)      == Non-default Options ==
[12/15 03:05:34     84s] (I)      Maximum routing layer                              : 5
[12/15 03:05:34     84s] (I)      Top routing layer                                  : 5
[12/15 03:05:34     84s] (I)      Number of threads                                  : 8
[12/15 03:05:34     84s] (I)      Route tie net to shape                             : auto
[12/15 03:05:34     84s] (I)      Use non-blocking free Dbs wires                    : false
[12/15 03:05:34     84s] (I)      Method to set GCell size                           : row
[12/15 03:05:34     84s] (I)      Tie hi/lo max distance                             : 41.400000
[12/15 03:05:34     84s] (I)      Counted 4678 PG shapes. eGR will not process PG shapes layer by layer.
[12/15 03:05:34     84s] (I)      ============== Pin Summary ==============
[12/15 03:05:34     84s] (I)      +-------+--------+---------+------------+
[12/15 03:05:34     84s] (I)      | Layer | # pins | % total |      Group |
[12/15 03:05:34     84s] (I)      +-------+--------+---------+------------+
[12/15 03:05:34     84s] (I)      |     1 |  36718 |   99.06 |        Pin |
[12/15 03:05:34     84s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/15 03:05:34     84s] (I)      |     3 |    304 |    0.82 | Pin access |
[12/15 03:05:34     84s] (I)      |     4 |      0 |    0.00 |      Other |
[12/15 03:05:34     84s] (I)      |     5 |     44 |    0.12 |      Other |
[12/15 03:05:34     84s] (I)      +-------+--------+---------+------------+
[12/15 03:05:34     84s] (I)      Use row-based GCell size
[12/15 03:05:34     84s] (I)      Use row-based GCell align
[12/15 03:05:34     84s] (I)      layer 0 area = 83000
[12/15 03:05:34     84s] (I)      layer 1 area = 67600
[12/15 03:05:34     84s] (I)      layer 2 area = 240000
[12/15 03:05:34     84s] (I)      layer 3 area = 240000
[12/15 03:05:34     84s] (I)      layer 4 area = 4000000
[12/15 03:05:34     84s] (I)      GCell unit size   : 4140
[12/15 03:05:34     84s] (I)      GCell multiplier  : 1
[12/15 03:05:34     84s] (I)      GCell row height  : 4140
[12/15 03:05:34     84s] (I)      Actual row height : 4140
[12/15 03:05:34     84s] (I)      GCell align ref   : 480220 480220
[12/15 03:05:34     84s] [NR-eGR] Track table information for default rule: 
[12/15 03:05:34     84s] [NR-eGR] met1 has single uniform track structure
[12/15 03:05:34     84s] [NR-eGR] met2 has single uniform track structure
[12/15 03:05:34     84s] [NR-eGR] met3 has single uniform track structure
[12/15 03:05:34     84s] [NR-eGR] met4 has single uniform track structure
[12/15 03:05:34     84s] [NR-eGR] met5 has single uniform track structure
[12/15 03:05:34     84s] (I)      =============== Default via ===============
[12/15 03:05:34     84s] (I)      +---+------------------+------------------+
[12/15 03:05:34     84s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/15 03:05:34     84s] (I)      +---+------------------+------------------+
[12/15 03:05:34     84s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/15 03:05:34     84s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/15 03:05:34     84s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/15 03:05:34     84s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/15 03:05:34     84s] (I)      +---+------------------+------------------+
[12/15 03:05:34     84s] [NR-eGR] Read 6040 PG shapes
[12/15 03:05:34     84s] [NR-eGR] Read 0 clock shapes
[12/15 03:05:34     84s] [NR-eGR] Read 0 other shapes
[12/15 03:05:34     84s] [NR-eGR] #Routing Blockages  : 0
[12/15 03:05:34     84s] [NR-eGR] #Instance Blockages : 45786
[12/15 03:05:34     84s] [NR-eGR] #PG Blockages       : 6040
[12/15 03:05:34     84s] [NR-eGR] #Halo Blockages     : 0
[12/15 03:05:34     84s] [NR-eGR] #Boundary Blockages : 0
[12/15 03:05:34     84s] [NR-eGR] #Clock Blockages    : 0
[12/15 03:05:34     84s] [NR-eGR] #Other Blockages    : 0
[12/15 03:05:34     84s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 03:05:34     84s] (I)      Custom ignore net properties:
[12/15 03:05:34     84s] (I)      1 : NotLegal
[12/15 03:05:34     84s] (I)      Default ignore net properties:
[12/15 03:05:34     84s] (I)      1 : Special
[12/15 03:05:34     84s] (I)      2 : Analog
[12/15 03:05:34     84s] (I)      3 : Fixed
[12/15 03:05:34     84s] (I)      4 : Skipped
[12/15 03:05:34     84s] (I)      5 : MixedSignal
[12/15 03:05:34     84s] (I)      Prerouted net properties:
[12/15 03:05:34     84s] (I)      1 : NotLegal
[12/15 03:05:34     84s] (I)      2 : Special
[12/15 03:05:34     84s] (I)      3 : Analog
[12/15 03:05:34     84s] (I)      4 : Fixed
[12/15 03:05:34     84s] (I)      5 : Skipped
[12/15 03:05:34     84s] (I)      6 : MixedSignal
[12/15 03:05:34     84s] [NR-eGR] Early global route reroute all routable nets
[12/15 03:05:34     84s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 03:05:34     84s] [NR-eGR] Read 11654 nets ( ignored 0 )
[12/15 03:05:34     84s] (I)        Front-side 11654 ( ignored 0 )
[12/15 03:05:34     84s] (I)        Back-side  0 ( ignored 0 )
[12/15 03:05:34     84s] (I)        Both-side  0 ( ignored 0 )
[12/15 03:05:34     84s] (I)      early_global_route_priority property id does not exist.
[12/15 03:05:34     84s] (I)      Read Num Blocks=51826  Num Prerouted Wires=0  Num CS=0
[12/15 03:05:34     84s] (I)      Layer 1 (V) : #blockages 10351 : #preroutes 0
[12/15 03:05:34     84s] (I)      Layer 2 (H) : #blockages 32558 : #preroutes 0
[12/15 03:05:34     84s] (I)      Layer 3 (V) : #blockages 6335 : #preroutes 0
[12/15 03:05:34     84s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/15 03:05:34     84s] (I)      Number of ignored nets                =      0
[12/15 03:05:34     84s] (I)      Number of connected nets              =      0
[12/15 03:05:34     84s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 03:05:34     84s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/15 03:05:34     84s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 03:05:34     84s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 03:05:34     84s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 03:05:34     84s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 03:05:34     84s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 03:05:34     84s] (I)      Ndr track 0 does not exist
[12/15 03:05:34     84s] (I)      ---------------------Grid Graph Info--------------------
[12/15 03:05:34     84s] (I)      Routing area        : (0, 0) - (1547330, 1563665)
[12/15 03:05:34     84s] (I)      Core area           : (480220, 480220) - (1067310, 1080520)
[12/15 03:05:34     84s] (I)      Site width          :   460  (dbu)
[12/15 03:05:34     84s] (I)      Row height          :  4140  (dbu)
[12/15 03:05:34     84s] (I)      GCell row height    :  4140  (dbu)
[12/15 03:05:34     84s] (I)      GCell width         :  4140  (dbu)
[12/15 03:05:34     84s] (I)      GCell height        :  4140  (dbu)
[12/15 03:05:34     84s] (I)      Grid                :   373   377     5
[12/15 03:05:34     84s] (I)      Layer numbers       :     1     2     3     4     5
[12/15 03:05:34     84s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/15 03:05:34     84s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/15 03:05:34     84s] (I)      Default wire width  :   140   140   300   300  1600
[12/15 03:05:34     84s] (I)      Default wire space  :   140   140   300   300  1600
[12/15 03:05:34     84s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/15 03:05:34     84s] (I)      Default pitch size  :   280   460   610   615  3660
[12/15 03:05:34     84s] (I)      First track coord   :   440   440   760   520  4420
[12/15 03:05:34     84s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/15 03:05:34     84s] (I)      Total num of tracks :  3399  3363  2562  2515   426
[12/15 03:05:34     84s] (I)      Num of masks        :     1     1     1     1     1
[12/15 03:05:34     84s] (I)      Num of trim masks   :     0     0     0     0     0
[12/15 03:05:34     84s] (I)      --------------------------------------------------------
[12/15 03:05:34     84s] 
[12/15 03:05:34     84s] [NR-eGR] ============ Routing rule table ============
[12/15 03:05:34     84s] [NR-eGR] Rule id: 0  Nets: 11610
[12/15 03:05:34     84s] [NR-eGR] ========================================
[12/15 03:05:34     84s] [NR-eGR] 
[12/15 03:05:34     84s] (I)      ======== NDR :  =========
[12/15 03:05:34     84s] (I)      +--------------+--------+
[12/15 03:05:34     84s] (I)      |           ID |      0 |
[12/15 03:05:34     84s] (I)      |         Name |        |
[12/15 03:05:34     84s] (I)      |      Default |    yes |
[12/15 03:05:34     84s] (I)      |  Clk Special |     no |
[12/15 03:05:34     84s] (I)      | Hard spacing |     no |
[12/15 03:05:34     84s] (I)      |    NDR track | (none) |
[12/15 03:05:34     84s] (I)      |      NDR via | (none) |
[12/15 03:05:34     84s] (I)      |  Extra space |      0 |
[12/15 03:05:34     84s] (I)      |      Shields |      0 |
[12/15 03:05:34     84s] (I)      |   Demand (H) |      1 |
[12/15 03:05:34     84s] (I)      |   Demand (V) |      1 |
[12/15 03:05:34     84s] (I)      |        #Nets |  11610 |
[12/15 03:05:34     84s] (I)      +--------------+--------+
[12/15 03:05:34     84s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:34     84s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/15 03:05:34     84s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:34     84s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/15 03:05:34     84s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/15 03:05:34     84s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/15 03:05:34     84s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/15 03:05:34     84s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:34     84s] (I)      =============== Blocked Tracks ===============
[12/15 03:05:34     84s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:34     84s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 03:05:34     84s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:34     84s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 03:05:34     84s] (I)      |     2 | 1267851 |   661739 |        52.19% |
[12/15 03:05:34     84s] (I)      |     3 |  955626 |   491241 |        51.41% |
[12/15 03:05:34     84s] (I)      |     4 |  948155 |   555284 |        58.56% |
[12/15 03:05:34     84s] (I)      |     5 |  158898 |    94179 |        59.27% |
[12/15 03:05:34     84s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:34     84s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.22 MB )
[12/15 03:05:34     84s] (I)      Reset routing kernel
[12/15 03:05:34     84s] (I)      Started Global Routing ( Curr Mem: 3.22 MB )
[12/15 03:05:34     84s] (I)      totalPins=35544  totalGlobalPin=33817 (95.14%)
[12/15 03:05:34     84s] (I)      ================= Net Group Info =================
[12/15 03:05:34     84s] (I)      +----+----------------+--------------+-----------+
[12/15 03:05:34     84s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/15 03:05:34     84s] (I)      +----+----------------+--------------+-----------+
[12/15 03:05:34     84s] (I)      |  1 |          11610 |      met2(2) |   met5(5) |
[12/15 03:05:34     84s] (I)      +----+----------------+--------------+-----------+
[12/15 03:05:34     84s] (I)      total 2D Cap : 1566353 = (533186 H, 1033167 V)
[12/15 03:05:34     84s] (I)      total 2D Demand : 1727 = (0 H, 1727 V)
[12/15 03:05:34     84s] (I)      Adjusted 0 GCells for pin access
[12/15 03:05:34     84s] [NR-eGR] Layer group 1: route 11610 net(s) in layer range [2, 5]
[12/15 03:05:34     84s] (I)      
[12/15 03:05:34     84s] (I)      ============  Phase 1a Route ============
[12/15 03:05:34     84s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 94
[12/15 03:05:34     84s] (I)      Usage: 90242 = (44657 H, 45585 V) = (8.38% H, 4.41% V) = (1.849e+05um H, 1.887e+05um V)
[12/15 03:05:34     84s] (I)      
[12/15 03:05:34     84s] (I)      ============  Phase 1b Route ============
[12/15 03:05:34     84s] (I)      Usage: 90356 = (44668 H, 45688 V) = (8.38% H, 4.42% V) = (1.849e+05um H, 1.891e+05um V)
[12/15 03:05:34     84s] (I)      Overflow of layer group 1: 2.30% H + 0.05% V. EstWL: 3.740738e+05um
[12/15 03:05:34     84s] (I)      Congestion metric : 7.69%H 0.19%V, 7.88%HV
[12/15 03:05:34     84s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 03:05:34     84s] (I)      
[12/15 03:05:34     84s] (I)      ============  Phase 1c Route ============
[12/15 03:05:34     84s] (I)      Level2 Grid: 75 x 76
[12/15 03:05:34     84s] (I)      Usage: 90818 = (44860 H, 45958 V) = (8.41% H, 4.45% V) = (1.857e+05um H, 1.903e+05um V)
[12/15 03:05:34     84s] (I)      
[12/15 03:05:34     84s] (I)      ============  Phase 1d Route ============
[12/15 03:05:34     84s] (I)      Usage: 90838 = (44862 H, 45976 V) = (8.41% H, 4.45% V) = (1.857e+05um H, 1.903e+05um V)
[12/15 03:05:34     84s] (I)      
[12/15 03:05:34     84s] (I)      ============  Phase 1e Route ============
[12/15 03:05:34     84s] (I)      Usage: 90878 = (44888 H, 45990 V) = (8.42% H, 4.45% V) = (1.858e+05um H, 1.904e+05um V)
[12/15 03:05:34     84s] [NR-eGR] Early Global Route overflow of layer group 1: 2.22% H + 0.02% V. EstWL: 3.762349e+05um
[12/15 03:05:34     84s] (I)      
[12/15 03:05:34     84s] (I)      ============  Phase 1l Route ============
[12/15 03:05:34     84s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 03:05:34     84s] (I)      Layer  2:     634734     49055         0      598077      664155    (47.38%) 
[12/15 03:05:34     84s] (I)      Layer  3:     468682     95774     10669      465112      486708    (48.87%) 
[12/15 03:05:34     84s] (I)      Layer  4:     400428     23452       338      501014      443094    (53.07%) 
[12/15 03:05:34     84s] (I)      Layer  5:      65793      5655       135       91182       67455    (57.48%) 
[12/15 03:05:34     84s] (I)      Total:       1569637    173936     11142     1655384     1661410    (49.91%) 
[12/15 03:05:34     84s] (I)      
[12/15 03:05:34     84s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 03:05:34     84s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/15 03:05:34     84s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/15 03:05:34     84s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/15 03:05:34     84s] [NR-eGR] --------------------------------------------------------------------------------
[12/15 03:05:34     84s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 03:05:34     84s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 03:05:34     84s] [NR-eGR]    met3 ( 3)      3920( 5.47%)       462( 0.64%)        10( 0.01%)   ( 6.12%) 
[12/15 03:05:34     84s] [NR-eGR]    met4 ( 4)       221( 0.34%)         3( 0.00%)         0( 0.00%)   ( 0.34%) 
[12/15 03:05:34     84s] [NR-eGR]    met5 ( 5)       132( 0.22%)         0( 0.00%)         0( 0.00%)   ( 0.22%) 
[12/15 03:05:34     84s] [NR-eGR] --------------------------------------------------------------------------------
[12/15 03:05:34     84s] [NR-eGR]        Total      4273( 1.58%)       465( 0.17%)        10( 0.00%)   ( 1.75%) 
[12/15 03:05:34     84s] [NR-eGR] 
[12/15 03:05:34     84s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.13 sec, Curr Mem: 3.22 MB )
[12/15 03:05:34     84s] (I)      Updating congestion map
[12/15 03:05:34     84s] (I)      total 2D Cap : 1573574 = (536050 H, 1037524 V)
[12/15 03:05:34     84s] [NR-eGR] Overflow after Early Global Route 4.46% H + 0.01% V
[12/15 03:05:34     84s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.22 sec, Curr Mem: 3.22 MB )
[12/15 03:05:34     84s] Early Global Route congestion estimation runtime: 0.23 seconds, mem = 3397.8M
[12/15 03:05:34     84s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.380, REAL:0.225, MEM:3397.8M, EPOCH TIME: 1734228334.403836
[12/15 03:05:34     84s] OPERPROF: Starting HotSpotCal at level 1, MEM:3397.8M, EPOCH TIME: 1734228334.403863
[12/15 03:05:34     84s] [hotspot] +------------+---------------+---------------+
[12/15 03:05:34     84s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 03:05:34     84s] [hotspot] +------------+---------------+---------------+
[12/15 03:05:34     84s] [hotspot] | normalized |        345.57 |        414.95 |
[12/15 03:05:34     84s] [hotspot] +------------+---------------+---------------+
[12/15 03:05:34     84s] Local HotSpot Analysis: normalized max congestion hotspot area = 345.57, normalized total congestion hotspot area = 414.95 (area is in unit of 4 std-cell row bins)
[12/15 03:05:34     84s] [hotspot] max/total 345.57/414.95, big hotspot (>10) total 363.93
[12/15 03:05:34     84s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/15 03:05:34     84s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:34     84s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/15 03:05:34     84s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:34     84s] [hotspot] |  1  |   567.16   567.16   964.60   997.72 |      386.43   |
[12/15 03:05:34     84s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:34     84s] [hotspot] |  2  |   666.52   500.92   732.76   567.16 |        3.93   |
[12/15 03:05:34     84s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:34     84s] [hotspot] |  3  |   964.60   865.24  1030.84   931.48 |        3.87   |
[12/15 03:05:34     84s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:34     84s] [hotspot] |  4  |   799.00   997.72   865.24  1063.96 |        3.28   |
[12/15 03:05:34     84s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:34     84s] [hotspot] |  5  |   765.88   500.92   832.12   567.16 |        3.02   |
[12/15 03:05:34     84s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:34     84s] Top 5 hotspots total area: 400.52
[12/15 03:05:34     84s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.012, REAL:0.007, MEM:3397.8M, EPOCH TIME: 1734228334.410395
[12/15 03:05:34     84s] 
[12/15 03:05:34     84s] === incrementalPlace Internal Loop 1 ===
[12/15 03:05:34     84s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/15 03:05:34     84s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3397.8M, EPOCH TIME: 1734228334.411154
[12/15 03:05:34     84s] Processing tracks to init pin-track alignment.
[12/15 03:05:34     84s] z: 2, totalTracks: 1
[12/15 03:05:34     84s] z: 4, totalTracks: 1
[12/15 03:05:34     84s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:05:34     84s] Cell fpga_top LLGs are deleted
[12/15 03:05:34     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:34     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:34     84s] # Building fpga_top llgBox search-tree.
[12/15 03:05:34     84s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3397.8M, EPOCH TIME: 1734228334.415582
[12/15 03:05:34     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:34     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:34     84s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3397.8M, EPOCH TIME: 1734228334.415653
[12/15 03:05:34     84s] Max number of tech site patterns supported in site array is 256.
[12/15 03:05:34     84s] Core basic site is CoreSite
[12/15 03:05:34     84s] After signature check, allow fast init is true, keep pre-filter is true.
[12/15 03:05:34     84s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/15 03:05:34     84s] Fast DP-INIT is on for default
[12/15 03:05:34     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/15 03:05:34     84s] Atter site array init, number of instance map data is 0.
[12/15 03:05:34     84s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.005, MEM:3397.8M, EPOCH TIME: 1734228334.420968
[12/15 03:05:34     84s] 
[12/15 03:05:34     84s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:05:34     84s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.007, MEM:3397.8M, EPOCH TIME: 1734228334.422454
[12/15 03:05:34     84s] OPERPROF:   Starting post-place ADS at level 2, MEM:3397.8M, EPOCH TIME: 1734228334.422490
[12/15 03:05:34     84s] ADSU 0.483 -> 0.483. site 185020.000 -> 185020.000. GS 33.120
[12/15 03:05:34     84s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.017, REAL:0.016, MEM:3397.8M, EPOCH TIME: 1734228334.438935
[12/15 03:05:34     84s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3397.8M, EPOCH TIME: 1734228334.439125
[12/15 03:05:34     84s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3397.8M, EPOCH TIME: 1734228334.439414
[12/15 03:05:34     84s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3397.8M, EPOCH TIME: 1734228334.439438
[12/15 03:05:34     84s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.003, REAL:0.002, MEM:3397.8M, EPOCH TIME: 1734228334.441106
[12/15 03:05:34     84s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3397.8M, EPOCH TIME: 1734228334.444409
[12/15 03:05:34     84s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3397.8M, EPOCH TIME: 1734228334.444875
[12/15 03:05:34     84s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3397.8M, EPOCH TIME: 1734228334.445712
[12/15 03:05:34     84s] no activity file in design. spp won't run.
[12/15 03:05:34     84s] [spp] 0
[12/15 03:05:34     84s] [adp] 0:1:1:3
[12/15 03:05:34     84s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:3397.8M, EPOCH TIME: 1734228334.447173
[12/15 03:05:34     84s] SP #FI/SF FL/PI 0/0 11526/0
[12/15 03:05:34     84s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.044, REAL:0.037, MEM:3397.8M, EPOCH TIME: 1734228334.448154
[12/15 03:05:34     84s] PP off. flexM 0
[12/15 03:05:34     84s] OPERPROF: Starting CDPad at level 1, MEM:3397.8M, EPOCH TIME: 1734228334.454599
[12/15 03:05:34     84s] 3DP is on.
[12/15 03:05:34     84s] 3DP OF M2 0.006, M4 0.005. Diff 0, Offset 0
[12/15 03:05:34     84s] 3DP (1, 3) DPT Adjust 1. 0.907, 0.870, delta 0.037. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/15 03:05:34     84s] CDPadU 0.675 -> 0.776. R=0.483, N=11526, GS=4.140
[12/15 03:05:34     84s] OPERPROF: Finished CDPad at level 1, CPU:0.207, REAL:0.043, MEM:3397.8M, EPOCH TIME: 1734228334.497434
[12/15 03:05:34     84s] NP #FI/FS/SF FL/PI: 0/52/0 11526/0
[12/15 03:05:34     84s] no activity file in design. spp won't run.
[12/15 03:05:34     84s] 
[12/15 03:05:34     84s] AB Est...
[12/15 03:05:34     84s] OPERPROF: Starting NP-Place at level 1, MEM:3397.8M, EPOCH TIME: 1734228334.509516
[12/15 03:05:34     84s] OPERPROF: Finished NP-Place at level 1, CPU:0.024, REAL:0.011, MEM:3382.7M, EPOCH TIME: 1734228334.520036
[12/15 03:05:34     84s] Iteration  4: Skipped, with CDP Off
[12/15 03:05:34     84s] 
[12/15 03:05:34     84s] AB Est...
[12/15 03:05:34     84s] OPERPROF: Starting NP-Place at level 1, MEM:3414.7M, EPOCH TIME: 1734228334.526876
[12/15 03:05:34     84s] OPERPROF: Finished NP-Place at level 1, CPU:0.024, REAL:0.010, MEM:3382.7M, EPOCH TIME: 1734228334.536497
[12/15 03:05:34     84s] Iteration  5: Skipped, with CDP Off
[12/15 03:05:34     84s] 
[12/15 03:05:34     84s] AB Est...
[12/15 03:05:34     84s] OPERPROF: Starting NP-Place at level 1, MEM:3414.7M, EPOCH TIME: 1734228334.543220
[12/15 03:05:34     85s] OPERPROF: Finished NP-Place at level 1, CPU:0.028, REAL:0.011, MEM:3382.7M, EPOCH TIME: 1734228334.553787
[12/15 03:05:34     85s] Iteration  6: Skipped, with CDP Off
[12/15 03:05:34     85s] 
[12/15 03:05:34     85s] AB Est...
[12/15 03:05:34     85s] OPERPROF: Starting NP-Place at level 1, MEM:3414.7M, EPOCH TIME: 1734228334.559792
[12/15 03:05:34     85s] AB param 99.8% (11500/11526).
[12/15 03:05:34     85s] OPERPROF: Finished NP-Place at level 1, CPU:0.024, REAL:0.011, MEM:3382.7M, EPOCH TIME: 1734228334.570679
[12/15 03:05:34     85s] AB WA 1.00. HSB #SP 0
[12/15 03:05:34     85s] AB Full.
[12/15 03:05:34     85s] OPERPROF: Starting NP-Place at level 1, MEM:3510.7M, EPOCH TIME: 1734228334.594915
[12/15 03:05:35     87s] Iteration  7: Total net bbox = 2.482e+05 (1.30e+05 1.18e+05)
[12/15 03:05:35     87s]               Est.  stn bbox = 3.513e+05 (1.82e+05 1.69e+05)
[12/15 03:05:35     87s]               cpu = 0:00:02.2 real = 0:00:01.0 mem = 3763.7M
[12/15 03:05:35     87s] OPERPROF: Finished NP-Place at level 1, CPU:2.215, REAL:0.507, MEM:3667.7M, EPOCH TIME: 1734228335.101910
[12/15 03:05:35     87s] Legalizing MH Cells... 0 / 0 (level 5)
[12/15 03:05:35     87s] MH packer: No MH instances from GP
[12/15 03:05:35     87s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3539.7M, DRC: 0)
[12/15 03:05:35     87s] 0 (out of 0) MH cells were successfully legalized.
[12/15 03:05:35     87s] Legalizing MH Cells... 0 / 0 (level 100)
[12/15 03:05:35     87s] MH packer: No MH instances from GP
[12/15 03:05:35     87s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3539.7M, DRC: 0)
[12/15 03:05:35     87s] 0 (out of 0) MH cells were successfully legalized.
[12/15 03:05:35     87s] no activity file in design. spp won't run.
[12/15 03:05:35     87s] NP #FI/FS/SF FL/PI: 0/52/0 11526/0
[12/15 03:05:35     87s] no activity file in design. spp won't run.
[12/15 03:05:35     87s] OPERPROF: Starting NP-Place at level 1, MEM:3635.7M, EPOCH TIME: 1734228335.144045
[12/15 03:05:35     90s] Iteration  8: Total net bbox = 2.567e+05 (1.34e+05 1.23e+05)
[12/15 03:05:35     90s]               Est.  stn bbox = 3.607e+05 (1.86e+05 1.74e+05)
[12/15 03:05:35     90s]               cpu = 0:00:03.2 real = 0:00:00.0 mem = 3758.7M
[12/15 03:05:37     96s] Iteration  9: Total net bbox = 2.695e+05 (1.40e+05 1.30e+05)
[12/15 03:05:37     96s]               Est.  stn bbox = 3.722e+05 (1.92e+05 1.80e+05)
[12/15 03:05:37     96s]               cpu = 0:00:06.0 real = 0:00:02.0 mem = 3758.7M
[12/15 03:05:37     96s] GP RA stats: MHOnly 0 nrInst 11526 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/15 03:05:37     99s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3886.7M, EPOCH TIME: 1734228337.578011
[12/15 03:05:37     99s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3886.7M, EPOCH TIME: 1734228337.578129
[12/15 03:05:37     99s] Iteration 10: Total net bbox = 2.734e+05 (1.42e+05 1.31e+05)
[12/15 03:05:37     99s]               Est.  stn bbox = 3.749e+05 (1.93e+05 1.82e+05)
[12/15 03:05:37     99s]               cpu = 0:00:02.7 real = 0:00:00.0 mem = 3790.7M
[12/15 03:05:37     99s] OPERPROF: Finished NP-Place at level 1, CPU:11.880, REAL:2.436, MEM:3662.7M, EPOCH TIME: 1734228337.580475
[12/15 03:05:37     99s] Legalizing MH Cells... 0 / 0 (level 6)
[12/15 03:05:37     99s] MH packer: No MH instances from GP
[12/15 03:05:37     99s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3534.7M, DRC: 0)
[12/15 03:05:37     99s] 0 (out of 0) MH cells were successfully legalized.
[12/15 03:05:37     99s] Move report: Congestion Driven Placement moves 11526 insts, mean move: 37.02 um, max move: 191.17 um 
[12/15 03:05:37     99s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_1/INVX1_60_): (646.28, 674.80) --> (592.00, 537.90)
[12/15 03:05:37     99s] no activity file in design. spp won't run.
[12/15 03:05:37     99s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3534.7M, EPOCH TIME: 1734228337.590971
[12/15 03:05:37     99s] Saved padding area to DB
[12/15 03:05:37     99s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3534.7M, EPOCH TIME: 1734228337.591493
[12/15 03:05:37     99s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:3534.7M, EPOCH TIME: 1734228337.592616
[12/15 03:05:37     99s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3534.7M, EPOCH TIME: 1734228337.594416
[12/15 03:05:37     99s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/15 03:05:37     99s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3534.7M, EPOCH TIME: 1734228337.595655
[12/15 03:05:37     99s] Cell fpga_top LLGs are deleted
[12/15 03:05:37     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:37     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:37     99s] # Resetting pin-track-align track data.
[12/15 03:05:37     99s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.006, REAL:0.006, MEM:3534.7M, EPOCH TIME: 1734228337.596570
[12/15 03:05:37     99s] 
[12/15 03:05:37     99s] Finished Incremental Placement (cpu=0:00:14.7, real=0:00:03.0, mem=3534.7M)
[12/15 03:05:37     99s] CongRepair sets shifter mode to gplace
[12/15 03:05:37     99s] TDRefine: refinePlace mode is spiral
[12/15 03:05:37     99s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3534.7M, EPOCH TIME: 1734228337.596660
[12/15 03:05:37     99s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3534.7M, EPOCH TIME: 1734228337.596679
[12/15 03:05:37     99s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3534.7M, EPOCH TIME: 1734228337.596703
[12/15 03:05:37     99s] Processing tracks to init pin-track alignment.
[12/15 03:05:37     99s] z: 2, totalTracks: 1
[12/15 03:05:37     99s] z: 4, totalTracks: 1
[12/15 03:05:37     99s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:05:37     99s] Cell fpga_top LLGs are deleted
[12/15 03:05:37     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:37     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:37     99s] # Building fpga_top llgBox search-tree.
[12/15 03:05:37     99s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3534.7M, EPOCH TIME: 1734228337.600622
[12/15 03:05:37     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:37     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:37     99s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3534.7M, EPOCH TIME: 1734228337.600852
[12/15 03:05:37     99s] Max number of tech site patterns supported in site array is 256.
[12/15 03:05:37     99s] Core basic site is CoreSite
[12/15 03:05:37     99s] After signature check, allow fast init is true, keep pre-filter is true.
[12/15 03:05:37     99s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/15 03:05:37     99s] Fast DP-INIT is on for default
[12/15 03:05:37     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/15 03:05:37     99s] Atter site array init, number of instance map data is 0.
[12/15 03:05:37     99s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.009, REAL:0.005, MEM:3534.7M, EPOCH TIME: 1734228337.605807
[12/15 03:05:37     99s] 
[12/15 03:05:37     99s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:05:37     99s] OPERPROF:         Starting CMU at level 5, MEM:3534.7M, EPOCH TIME: 1734228337.606815
[12/15 03:05:37     99s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.001, MEM:3534.7M, EPOCH TIME: 1734228337.607430
[12/15 03:05:37     99s] 
[12/15 03:05:37     99s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:05:37     99s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.013, REAL:0.008, MEM:3534.7M, EPOCH TIME: 1734228337.608199
[12/15 03:05:37     99s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3534.7M, EPOCH TIME: 1734228337.608221
[12/15 03:05:37     99s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3534.7M, EPOCH TIME: 1734228337.608328
[12/15 03:05:37     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3534.7MB).
[12/15 03:05:37     99s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.014, MEM:3534.7M, EPOCH TIME: 1734228337.610820
[12/15 03:05:37     99s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.020, REAL:0.014, MEM:3534.7M, EPOCH TIME: 1734228337.610834
[12/15 03:05:37     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.125374.2
[12/15 03:05:37     99s] OPERPROF:   Starting Refine-Place at level 2, MEM:3534.7M, EPOCH TIME: 1734228337.610907
[12/15 03:05:37     99s] *** Starting refinePlace (0:01:39 mem=3534.7M) ***
[12/15 03:05:37     99s] Total net bbox length = 2.890e+05 (1.517e+05 1.373e+05) (ext = 5.049e+04)
[12/15 03:05:37     99s] 
[12/15 03:05:37     99s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:05:37     99s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 03:05:37     99s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:05:37     99s] Set min layer with default ( 2 )
[12/15 03:05:37     99s] Set max layer with parameter ( 5 )
[12/15 03:05:37     99s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:05:37     99s] Set min layer with default ( 2 )
[12/15 03:05:37     99s] Set max layer with parameter ( 5 )
[12/15 03:05:37     99s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3534.7M, EPOCH TIME: 1734228337.621499
[12/15 03:05:37     99s] Starting refinePlace ...
[12/15 03:05:37     99s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:05:37     99s] Set min layer with default ( 2 )
[12/15 03:05:37     99s] Set max layer with parameter ( 5 )
[12/15 03:05:37     99s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:05:37     99s] Set min layer with default ( 2 )
[12/15 03:05:37     99s] Set max layer with parameter ( 5 )
[12/15 03:05:37     99s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3662.7M, EPOCH TIME: 1734228337.637636
[12/15 03:05:37     99s] DDP initSite1 nrRow 145 nrJob 145
[12/15 03:05:37     99s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3662.7M, EPOCH TIME: 1734228337.637694
[12/15 03:05:37     99s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3662.7M, EPOCH TIME: 1734228337.637776
[12/15 03:05:37     99s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3662.7M, EPOCH TIME: 1734228337.637797
[12/15 03:05:37     99s] DDP markSite nrRow 145 nrJob 145
[12/15 03:05:37     99s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3662.7M, EPOCH TIME: 1734228337.637897
[12/15 03:05:37     99s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.000, MEM:3662.7M, EPOCH TIME: 1734228337.637916
[12/15 03:05:37     99s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3662.7M, EPOCH TIME: 1734228337.639875
[12/15 03:05:37     99s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3662.7M, EPOCH TIME: 1734228337.639896
[12/15 03:05:37     99s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.000, MEM:3662.7M, EPOCH TIME: 1734228337.640231
[12/15 03:05:37     99s] ** Cut row section cpu time 0:00:00.0.
[12/15 03:05:37     99s]  ** Cut row section real time 0:00:00.0.
[12/15 03:05:37     99s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.000, MEM:3662.7M, EPOCH TIME: 1734228337.640277
[12/15 03:05:37     99s]   Spread Effort: high, standalone mode, useDDP on.
[12/15 03:05:37     99s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3502.7MB) @(0:01:39 - 0:01:40).
[12/15 03:05:37     99s] Move report: preRPlace moves 11526 insts, mean move: 0.33 um, max move: 3.55 um 
[12/15 03:05:37     99s] 	Max move on inst (cby_1__1_/mem_left_ipin_4/DFFRX1_0_): (913.12, 1049.53) --> (911.70, 1047.40)
[12/15 03:05:37     99s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[12/15 03:05:37     99s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3502.7M, EPOCH TIME: 1734228337.676437
[12/15 03:05:37     99s] Tweakage: fix icg 1, fix clk 0.
[12/15 03:05:37     99s] Tweakage: density cost 0, scale 0.4.
[12/15 03:05:37     99s] Tweakage: activity cost 0, scale 1.0.
[12/15 03:05:37     99s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3630.7M, EPOCH TIME: 1734228337.687163
[12/15 03:05:37     99s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3630.7M, EPOCH TIME: 1734228337.691424
[12/15 03:05:37     99s] Tweakage perm 375 insts, flip 5339 insts.
[12/15 03:05:37     99s] Tweakage perm 61 insts, flip 348 insts.
[12/15 03:05:37     99s] Tweakage perm 39 insts, flip 51 insts.
[12/15 03:05:37     99s] Tweakage perm 3 insts, flip 5 insts.
[12/15 03:05:37     99s] Tweakage perm 214 insts, flip 942 insts.
[12/15 03:05:38     99s] Tweakage perm 40 insts, flip 60 insts.
[12/15 03:05:38     99s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.339, REAL:0.334, MEM:4617.3M, EPOCH TIME: 1734228338.025300
[12/15 03:05:38     99s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.345, REAL:0.340, MEM:4617.3M, EPOCH TIME: 1734228338.026855
[12/15 03:05:38     99s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.421, REAL:0.366, MEM:3542.3M, EPOCH TIME: 1734228338.042219
[12/15 03:05:38     99s] Move report: Congestion aware Tweak moves 808 insts, mean move: 5.40 um, max move: 49.68 um 
[12/15 03:05:38     99s] 	Max move on inst (cbx_1__1_/mux_bottom_ipin_7/INVX4_0_): (648.58, 1076.38) --> (698.26, 1076.38)
[12/15 03:05:38     99s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.4, real=0:00:01.0, mem=3542.3mb) @(0:01:40 - 0:01:40).
[12/15 03:05:38     99s] 
[12/15 03:05:38     99s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/15 03:05:38    100s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 03:05:38    100s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/15 03:05:38    100s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 03:05:38    100s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3510.3MB) @(0:01:40 - 0:01:40).
[12/15 03:05:38    100s] Move report: Detail placement moves 11526 insts, mean move: 0.69 um, max move: 49.84 um 
[12/15 03:05:38    100s] 	Max move on inst (cbx_1__1_/mux_bottom_ipin_7/INVX4_0_): (648.43, 1076.37) --> (698.26, 1076.38)
[12/15 03:05:38    100s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3510.3MB
[12/15 03:05:38    100s] Statistics of distance of Instance movement in refine placement:
[12/15 03:05:38    100s]   maximum (X+Y) =        49.84 um
[12/15 03:05:38    100s]   inst (cbx_1__1_/mux_bottom_ipin_7/INVX4_0_) with max move: (648.428, 1076.37) -> (698.26, 1076.38)
[12/15 03:05:38    100s]   mean    (X+Y) =         0.69 um
[12/15 03:05:38    100s] Summary Report:
[12/15 03:05:38    100s] Instances move: 11526 (out of 11526 movable)
[12/15 03:05:38    100s] Instances flipped: 0
[12/15 03:05:38    100s] Mean displacement: 0.69 um
[12/15 03:05:38    100s] Max displacement: 49.84 um (Instance: cbx_1__1_/mux_bottom_ipin_7/INVX4_0_) (648.428, 1076.37) -> (698.26, 1076.38)
[12/15 03:05:38    100s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[12/15 03:05:38    100s] 	Violation at original loc: Overlapping with other instance
[12/15 03:05:38    100s] Total instances moved : 11526
[12/15 03:05:38    100s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.862, REAL:0.558, MEM:3510.3M, EPOCH TIME: 1734228338.179117
[12/15 03:05:38    100s] Total net bbox length = 2.785e+05 (1.420e+05 1.365e+05) (ext = 5.127e+04)
[12/15 03:05:38    100s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3510.3MB
[12/15 03:05:38    100s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=3510.3MB) @(0:01:39 - 0:01:40).
[12/15 03:05:38    100s] *** Finished refinePlace (0:01:40 mem=3510.3M) ***
[12/15 03:05:38    100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.125374.2
[12/15 03:05:38    100s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.876, REAL:0.572, MEM:3510.3M, EPOCH TIME: 1734228338.183021
[12/15 03:05:38    100s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3510.3M, EPOCH TIME: 1734228338.183059
[12/15 03:05:38    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11526).
[12/15 03:05:38    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:38    100s] Cell fpga_top LLGs are deleted
[12/15 03:05:38    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:38    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:05:38    100s] # Resetting pin-track-align track data.
[12/15 03:05:38    100s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.013, REAL:0.006, MEM:3532.3M, EPOCH TIME: 1734228338.189548
[12/15 03:05:38    100s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.910, REAL:0.593, MEM:3532.3M, EPOCH TIME: 1734228338.189597
[12/15 03:05:38    100s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3532.3M, EPOCH TIME: 1734228338.189672
[12/15 03:05:38    100s] Starting Early Global Route congestion estimation: mem = 3532.3M
[12/15 03:05:38    100s] (I)      Initializing eGR engine (regular)
[12/15 03:05:38    100s] Set min layer with default ( 2 )
[12/15 03:05:38    100s] Set max layer with parameter ( 5 )
[12/15 03:05:38    100s] (I)      Initializing eGR engine (regular)
[12/15 03:05:38    100s] Set min layer with default ( 2 )
[12/15 03:05:38    100s] Set max layer with parameter ( 5 )
[12/15 03:05:38    100s] (I)      Started Early Global Route kernel ( Curr Mem: 3.34 MB )
[12/15 03:05:38    100s] (I)      Running eGR Regular flow
[12/15 03:05:38    100s] (I)      # wire layers (front) : 6
[12/15 03:05:38    100s] (I)      # wire layers (back)  : 0
[12/15 03:05:38    100s] (I)      min wire layer : 1
[12/15 03:05:38    100s] (I)      max wire layer : 5
[12/15 03:05:38    100s] (I)      # cut layers (front) : 5
[12/15 03:05:38    100s] (I)      # cut layers (back)  : 0
[12/15 03:05:38    100s] (I)      min cut layer : 1
[12/15 03:05:38    100s] (I)      max cut layer : 4
[12/15 03:05:38    100s] (I)      ================================ Layers ================================
[12/15 03:05:38    100s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:38    100s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/15 03:05:38    100s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:38    100s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/15 03:05:38    100s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/15 03:05:38    100s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:05:38    100s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/15 03:05:38    100s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:05:38    100s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/15 03:05:38    100s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:05:38    100s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/15 03:05:38    100s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:05:38    100s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/15 03:05:38    100s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/15 03:05:38    100s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:38    100s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/15 03:05:38    100s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/15 03:05:38    100s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:05:38    100s] (I)      Started Import and model ( Curr Mem: 3.34 MB )
[12/15 03:05:38    100s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:05:38    100s] (I)      == Non-default Options ==
[12/15 03:05:38    100s] (I)      Maximum routing layer                              : 5
[12/15 03:05:38    100s] (I)      Top routing layer                                  : 5
[12/15 03:05:38    100s] (I)      Number of threads                                  : 8
[12/15 03:05:38    100s] (I)      Route tie net to shape                             : auto
[12/15 03:05:38    100s] (I)      Use non-blocking free Dbs wires                    : false
[12/15 03:05:38    100s] (I)      Method to set GCell size                           : row
[12/15 03:05:38    100s] (I)      Tie hi/lo max distance                             : 41.400000
[12/15 03:05:38    100s] (I)      Counted 4678 PG shapes. eGR will not process PG shapes layer by layer.
[12/15 03:05:38    100s] (I)      ============== Pin Summary ==============
[12/15 03:05:38    100s] (I)      +-------+--------+---------+------------+
[12/15 03:05:38    100s] (I)      | Layer | # pins | % total |      Group |
[12/15 03:05:38    100s] (I)      +-------+--------+---------+------------+
[12/15 03:05:38    100s] (I)      |     1 |  36718 |   99.06 |        Pin |
[12/15 03:05:38    100s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/15 03:05:38    100s] (I)      |     3 |    304 |    0.82 | Pin access |
[12/15 03:05:38    100s] (I)      |     4 |      0 |    0.00 |      Other |
[12/15 03:05:38    100s] (I)      |     5 |     44 |    0.12 |      Other |
[12/15 03:05:38    100s] (I)      +-------+--------+---------+------------+
[12/15 03:05:38    100s] (I)      Use row-based GCell size
[12/15 03:05:38    100s] (I)      Use row-based GCell align
[12/15 03:05:38    100s] (I)      layer 0 area = 83000
[12/15 03:05:38    100s] (I)      layer 1 area = 67600
[12/15 03:05:38    100s] (I)      layer 2 area = 240000
[12/15 03:05:38    100s] (I)      layer 3 area = 240000
[12/15 03:05:38    100s] (I)      layer 4 area = 4000000
[12/15 03:05:38    100s] (I)      GCell unit size   : 4140
[12/15 03:05:38    100s] (I)      GCell multiplier  : 1
[12/15 03:05:38    100s] (I)      GCell row height  : 4140
[12/15 03:05:38    100s] (I)      Actual row height : 4140
[12/15 03:05:38    100s] (I)      GCell align ref   : 480220 480220
[12/15 03:05:38    100s] [NR-eGR] Track table information for default rule: 
[12/15 03:05:38    100s] [NR-eGR] met1 has single uniform track structure
[12/15 03:05:38    100s] [NR-eGR] met2 has single uniform track structure
[12/15 03:05:38    100s] [NR-eGR] met3 has single uniform track structure
[12/15 03:05:38    100s] [NR-eGR] met4 has single uniform track structure
[12/15 03:05:38    100s] [NR-eGR] met5 has single uniform track structure
[12/15 03:05:38    100s] (I)      =============== Default via ===============
[12/15 03:05:38    100s] (I)      +---+------------------+------------------+
[12/15 03:05:38    100s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/15 03:05:38    100s] (I)      +---+------------------+------------------+
[12/15 03:05:38    100s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/15 03:05:38    100s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/15 03:05:38    100s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/15 03:05:38    100s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/15 03:05:38    100s] (I)      +---+------------------+------------------+
[12/15 03:05:38    100s] [NR-eGR] Read 6040 PG shapes
[12/15 03:05:38    100s] [NR-eGR] Read 0 clock shapes
[12/15 03:05:38    100s] [NR-eGR] Read 0 other shapes
[12/15 03:05:38    100s] [NR-eGR] #Routing Blockages  : 0
[12/15 03:05:38    100s] [NR-eGR] #Instance Blockages : 45786
[12/15 03:05:38    100s] [NR-eGR] #PG Blockages       : 6040
[12/15 03:05:38    100s] [NR-eGR] #Halo Blockages     : 0
[12/15 03:05:38    100s] [NR-eGR] #Boundary Blockages : 0
[12/15 03:05:38    100s] [NR-eGR] #Clock Blockages    : 0
[12/15 03:05:38    100s] [NR-eGR] #Other Blockages    : 0
[12/15 03:05:38    100s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 03:05:38    100s] (I)      Custom ignore net properties:
[12/15 03:05:38    100s] (I)      1 : NotLegal
[12/15 03:05:38    100s] (I)      Default ignore net properties:
[12/15 03:05:38    100s] (I)      1 : Special
[12/15 03:05:38    100s] (I)      2 : Analog
[12/15 03:05:38    100s] (I)      3 : Fixed
[12/15 03:05:38    100s] (I)      4 : Skipped
[12/15 03:05:38    100s] (I)      5 : MixedSignal
[12/15 03:05:38    100s] (I)      Prerouted net properties:
[12/15 03:05:38    100s] (I)      1 : NotLegal
[12/15 03:05:38    100s] (I)      2 : Special
[12/15 03:05:38    100s] (I)      3 : Analog
[12/15 03:05:38    100s] (I)      4 : Fixed
[12/15 03:05:38    100s] (I)      5 : Skipped
[12/15 03:05:38    100s] (I)      6 : MixedSignal
[12/15 03:05:38    100s] [NR-eGR] Early global route reroute all routable nets
[12/15 03:05:38    100s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 03:05:38    100s] [NR-eGR] Read 11654 nets ( ignored 0 )
[12/15 03:05:38    100s] (I)        Front-side 11654 ( ignored 0 )
[12/15 03:05:38    100s] (I)        Back-side  0 ( ignored 0 )
[12/15 03:05:38    100s] (I)        Both-side  0 ( ignored 0 )
[12/15 03:05:38    100s] (I)      early_global_route_priority property id does not exist.
[12/15 03:05:38    100s] (I)      Read Num Blocks=51826  Num Prerouted Wires=0  Num CS=0
[12/15 03:05:38    100s] (I)      Layer 1 (V) : #blockages 10351 : #preroutes 0
[12/15 03:05:38    100s] (I)      Layer 2 (H) : #blockages 32558 : #preroutes 0
[12/15 03:05:38    100s] (I)      Layer 3 (V) : #blockages 6335 : #preroutes 0
[12/15 03:05:38    100s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/15 03:05:38    100s] (I)      Number of ignored nets                =      0
[12/15 03:05:38    100s] (I)      Number of connected nets              =      0
[12/15 03:05:38    100s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 03:05:38    100s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/15 03:05:38    100s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 03:05:38    100s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 03:05:38    100s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 03:05:38    100s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 03:05:38    100s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 03:05:38    100s] (I)      Ndr track 0 does not exist
[12/15 03:05:38    100s] (I)      ---------------------Grid Graph Info--------------------
[12/15 03:05:38    100s] (I)      Routing area        : (0, 0) - (1547330, 1563665)
[12/15 03:05:38    100s] (I)      Core area           : (480220, 480220) - (1067310, 1080520)
[12/15 03:05:38    100s] (I)      Site width          :   460  (dbu)
[12/15 03:05:38    100s] (I)      Row height          :  4140  (dbu)
[12/15 03:05:38    100s] (I)      GCell row height    :  4140  (dbu)
[12/15 03:05:38    100s] (I)      GCell width         :  4140  (dbu)
[12/15 03:05:38    100s] (I)      GCell height        :  4140  (dbu)
[12/15 03:05:38    100s] (I)      Grid                :   373   377     5
[12/15 03:05:38    100s] (I)      Layer numbers       :     1     2     3     4     5
[12/15 03:05:38    100s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/15 03:05:38    100s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/15 03:05:38    100s] (I)      Default wire width  :   140   140   300   300  1600
[12/15 03:05:38    100s] (I)      Default wire space  :   140   140   300   300  1600
[12/15 03:05:38    100s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/15 03:05:38    100s] (I)      Default pitch size  :   280   460   610   615  3660
[12/15 03:05:38    100s] (I)      First track coord   :   440   440   760   520  4420
[12/15 03:05:38    100s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/15 03:05:38    100s] (I)      Total num of tracks :  3399  3363  2562  2515   426
[12/15 03:05:38    100s] (I)      Num of masks        :     1     1     1     1     1
[12/15 03:05:38    100s] (I)      Num of trim masks   :     0     0     0     0     0
[12/15 03:05:38    100s] (I)      --------------------------------------------------------
[12/15 03:05:38    100s] 
[12/15 03:05:38    100s] [NR-eGR] ============ Routing rule table ============
[12/15 03:05:38    100s] [NR-eGR] Rule id: 0  Nets: 11610
[12/15 03:05:38    100s] [NR-eGR] ========================================
[12/15 03:05:38    100s] [NR-eGR] 
[12/15 03:05:38    100s] (I)      ======== NDR :  =========
[12/15 03:05:38    100s] (I)      +--------------+--------+
[12/15 03:05:38    100s] (I)      |           ID |      0 |
[12/15 03:05:38    100s] (I)      |         Name |        |
[12/15 03:05:38    100s] (I)      |      Default |    yes |
[12/15 03:05:38    100s] (I)      |  Clk Special |     no |
[12/15 03:05:38    100s] (I)      | Hard spacing |     no |
[12/15 03:05:38    100s] (I)      |    NDR track | (none) |
[12/15 03:05:38    100s] (I)      |      NDR via | (none) |
[12/15 03:05:38    100s] (I)      |  Extra space |      0 |
[12/15 03:05:38    100s] (I)      |      Shields |      0 |
[12/15 03:05:38    100s] (I)      |   Demand (H) |      1 |
[12/15 03:05:38    100s] (I)      |   Demand (V) |      1 |
[12/15 03:05:38    100s] (I)      |        #Nets |  11610 |
[12/15 03:05:38    100s] (I)      +--------------+--------+
[12/15 03:05:38    100s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:38    100s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/15 03:05:38    100s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:38    100s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/15 03:05:38    100s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/15 03:05:38    100s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/15 03:05:38    100s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/15 03:05:38    100s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:05:38    100s] (I)      =============== Blocked Tracks ===============
[12/15 03:05:38    100s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:38    100s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 03:05:38    100s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:38    100s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 03:05:38    100s] (I)      |     2 | 1267851 |   661739 |        52.19% |
[12/15 03:05:38    100s] (I)      |     3 |  955626 |   491241 |        51.41% |
[12/15 03:05:38    100s] (I)      |     4 |  948155 |   555284 |        58.56% |
[12/15 03:05:38    100s] (I)      |     5 |  158898 |    94179 |        59.27% |
[12/15 03:05:38    100s] (I)      +-------+---------+----------+---------------+
[12/15 03:05:38    100s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 3.36 MB )
[12/15 03:05:38    100s] (I)      Reset routing kernel
[12/15 03:05:38    100s] (I)      Started Global Routing ( Curr Mem: 3.36 MB )
[12/15 03:05:38    100s] (I)      totalPins=35544  totalGlobalPin=34265 (96.40%)
[12/15 03:05:38    100s] (I)      ================= Net Group Info =================
[12/15 03:05:38    100s] (I)      +----+----------------+--------------+-----------+
[12/15 03:05:38    100s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/15 03:05:38    100s] (I)      +----+----------------+--------------+-----------+
[12/15 03:05:38    100s] (I)      |  1 |          11610 |      met2(2) |   met5(5) |
[12/15 03:05:38    100s] (I)      +----+----------------+--------------+-----------+
[12/15 03:05:38    100s] (I)      total 2D Cap : 1566353 = (533186 H, 1033167 V)
[12/15 03:05:38    100s] (I)      total 2D Demand : 1273 = (0 H, 1273 V)
[12/15 03:05:38    100s] (I)      Adjusted 0 GCells for pin access
[12/15 03:05:38    100s] [NR-eGR] Layer group 1: route 11610 net(s) in layer range [2, 5]
[12/15 03:05:38    100s] (I)      
[12/15 03:05:38    100s] (I)      ============  Phase 1a Route ============
[12/15 03:05:38    100s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 95
[12/15 03:05:38    100s] (I)      Usage: 97675 = (48169 H, 49506 V) = (9.03% H, 4.79% V) = (1.994e+05um H, 2.050e+05um V)
[12/15 03:05:38    100s] (I)      
[12/15 03:05:38    100s] (I)      ============  Phase 1b Route ============
[12/15 03:05:38    100s] (I)      Usage: 97795 = (48191 H, 49604 V) = (9.04% H, 4.80% V) = (1.995e+05um H, 2.054e+05um V)
[12/15 03:05:38    100s] (I)      Overflow of layer group 1: 1.25% H + 0.04% V. EstWL: 4.048713e+05um
[12/15 03:05:38    100s] (I)      Congestion metric : 3.75%H 0.15%V, 3.90%HV
[12/15 03:05:38    100s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 03:05:38    100s] (I)      
[12/15 03:05:38    100s] (I)      ============  Phase 1c Route ============
[12/15 03:05:38    100s] (I)      Level2 Grid: 75 x 76
[12/15 03:05:38    100s] (I)      Usage: 98271 = (48385 H, 49886 V) = (9.07% H, 4.83% V) = (2.003e+05um H, 2.065e+05um V)
[12/15 03:05:38    100s] (I)      
[12/15 03:05:38    100s] (I)      ============  Phase 1d Route ============
[12/15 03:05:38    100s] (I)      Usage: 98293 = (48387 H, 49906 V) = (9.08% H, 4.83% V) = (2.003e+05um H, 2.066e+05um V)
[12/15 03:05:38    100s] (I)      
[12/15 03:05:38    100s] (I)      ============  Phase 1e Route ============
[12/15 03:05:38    100s] (I)      Usage: 98333 = (48413 H, 49920 V) = (9.08% H, 4.83% V) = (2.004e+05um H, 2.067e+05um V)
[12/15 03:05:38    100s] [NR-eGR] Early Global Route overflow of layer group 1: 1.17% H + 0.02% V. EstWL: 4.070986e+05um
[12/15 03:05:38    100s] (I)      
[12/15 03:05:38    100s] (I)      ============  Phase 1l Route ============
[12/15 03:05:38    100s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 03:05:38    100s] (I)      Layer  2:     634734     51761         0      598077      664155    (47.38%) 
[12/15 03:05:38    100s] (I)      Layer  3:     468682    100805      8455      465112      486708    (48.87%) 
[12/15 03:05:38    100s] (I)      Layer  4:     400428     25492       333      501014      443094    (53.07%) 
[12/15 03:05:38    100s] (I)      Layer  5:      65793      5705        80       91182       67455    (57.48%) 
[12/15 03:05:38    100s] (I)      Total:       1569637    183763      8868     1655384     1661410    (49.91%) 
[12/15 03:05:38    100s] (I)      
[12/15 03:05:38    100s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 03:05:38    100s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/15 03:05:38    100s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/15 03:05:38    100s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/15 03:05:38    100s] [NR-eGR] --------------------------------------------------------------------------------
[12/15 03:05:38    100s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 03:05:38    100s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 03:05:38    100s] [NR-eGR]    met3 ( 3)      3594( 5.01%)       275( 0.38%)         5( 0.01%)   ( 5.40%) 
[12/15 03:05:38    100s] [NR-eGR]    met4 ( 4)       223( 0.34%)         4( 0.01%)         0( 0.00%)   ( 0.34%) 
[12/15 03:05:38    100s] [NR-eGR]    met5 ( 5)        80( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[12/15 03:05:38    100s] [NR-eGR] --------------------------------------------------------------------------------
[12/15 03:05:38    100s] [NR-eGR]        Total      3897( 1.44%)       279( 0.10%)         5( 0.00%)   ( 1.54%) 
[12/15 03:05:38    100s] [NR-eGR] 
[12/15 03:05:38    100s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.13 sec, Curr Mem: 3.36 MB )
[12/15 03:05:38    100s] (I)      Updating congestion map
[12/15 03:05:38    100s] (I)      total 2D Cap : 1573574 = (536050 H, 1037524 V)
[12/15 03:05:38    100s] [NR-eGR] Overflow after Early Global Route 3.64% H + 0.00% V
[12/15 03:05:38    100s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.21 sec, Curr Mem: 3.35 MB )
[12/15 03:05:38    100s] Early Global Route congestion estimation runtime: 0.22 seconds, mem = 3531.9M
[12/15 03:05:38    100s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.372, REAL:0.219, MEM:3531.9M, EPOCH TIME: 1734228338.409067
[12/15 03:05:38    100s] OPERPROF: Starting HotSpotCal at level 1, MEM:3531.9M, EPOCH TIME: 1734228338.409088
[12/15 03:05:38    100s] [hotspot] +------------+---------------+---------------+
[12/15 03:05:38    100s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 03:05:38    100s] [hotspot] +------------+---------------+---------------+
[12/15 03:05:38    100s] [hotspot] | normalized |         19.08 |         86.16 |
[12/15 03:05:38    100s] [hotspot] +------------+---------------+---------------+
[12/15 03:05:38    100s] Local HotSpot Analysis: normalized max congestion hotspot area = 19.08, normalized total congestion hotspot area = 86.16 (area is in unit of 4 std-cell row bins)
[12/15 03:05:38    100s] [hotspot] max/total 19.08/86.16, big hotspot (>10) total 24.26
[12/15 03:05:38    100s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/15 03:05:38    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:38    100s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/15 03:05:38    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:38    100s] [hotspot] |  1  |   931.48   732.76   997.72   832.12 |       17.05   |
[12/15 03:05:38    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:38    100s] [hotspot] |  2  |   799.00   666.52   865.24   732.76 |        4.33   |
[12/15 03:05:38    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:38    100s] [hotspot] |  3  |   732.76   500.92   799.00   567.16 |        3.93   |
[12/15 03:05:38    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:38    100s] [hotspot] |  4  |   832.12   500.92   898.36   567.16 |        3.93   |
[12/15 03:05:38    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:38    100s] [hotspot] |  5  |   964.60   666.52  1030.84   732.76 |        3.93   |
[12/15 03:05:38    100s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:05:38    100s] Top 5 hotspots total area: 33.18
[12/15 03:05:38    100s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.012, REAL:0.006, MEM:3531.9M, EPOCH TIME: 1734228338.415550
[12/15 03:05:38    100s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3531.9M, EPOCH TIME: 1734228338.415591
[12/15 03:05:38    100s] Starting Early Global Route wiring: mem = 3531.9M
[12/15 03:05:38    100s] (I)      Running track assignment and export wires
[12/15 03:05:38    100s] (I)      Delete wires for 11610 nets 
[12/15 03:05:38    100s] (I)      ============= Track Assignment ============
[12/15 03:05:38    100s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.35 MB )
[12/15 03:05:38    100s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/15 03:05:38    100s] (I)      Run Multi-thread track assignment
[12/15 03:05:38    100s] (I)      Finished Track Assignment (8T) ( CPU: 0.18 sec, Real: 0.03 sec, Curr Mem: 3.38 MB )
[12/15 03:05:38    100s] (I)      Started Export ( Curr Mem: 3.38 MB )
[12/15 03:05:38    100s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/15 03:05:38    100s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/15 03:05:38    100s] [NR-eGR] --------------------------------------------------------------------------
[12/15 03:05:38    100s] [NR-eGR]               Length (um)   Vias 
[12/15 03:05:38    100s] [NR-eGR] ---------------------------------
[12/15 03:05:38    100s] [NR-eGR]  met1  (1H)             0  35240 
[12/15 03:05:38    100s] [NR-eGR]  met2  (2V)        180030  46781 
[12/15 03:05:38    100s] [NR-eGR]  met3  (3H)        185476   8264 
[12/15 03:05:38    100s] [NR-eGR]  met4  (4V)         38600   6278 
[12/15 03:05:38    100s] [NR-eGR]  met5  (5H)         20463      0 
[12/15 03:05:38    100s] [NR-eGR] ---------------------------------
[12/15 03:05:38    100s] [NR-eGR]        Total       424569  96563 
[12/15 03:05:38    100s] [NR-eGR] --------------------------------------------------------------------------
[12/15 03:05:38    100s] [NR-eGR] Total half perimeter of net bounding box: 278520um
[12/15 03:05:38    100s] [NR-eGR] Total length: 424569um, number of vias: 96563
[12/15 03:05:38    100s] [NR-eGR] --------------------------------------------------------------------------
[12/15 03:05:38    100s] (I)      == Layer wire length by net rule ==
[12/15 03:05:38    100s] (I)                     Default 
[12/15 03:05:38    100s] (I)      -----------------------
[12/15 03:05:38    100s] (I)       met1  (1H)        0um 
[12/15 03:05:38    100s] (I)       met2  (2V)   180030um 
[12/15 03:05:38    100s] (I)       met3  (3H)   185476um 
[12/15 03:05:38    100s] (I)       met4  (4V)    38600um 
[12/15 03:05:38    100s] (I)       met5  (5H)    20463um 
[12/15 03:05:38    100s] (I)      -----------------------
[12/15 03:05:38    100s] (I)             Total  424569um 
[12/15 03:05:38    100s] (I)      == Layer via count by net rule ==
[12/15 03:05:38    100s] (I)                    Default 
[12/15 03:05:38    100s] (I)      ----------------------
[12/15 03:05:38    100s] (I)       met1  (1H)     35240 
[12/15 03:05:38    100s] (I)       met2  (2V)     46781 
[12/15 03:05:38    100s] (I)       met3  (3H)      8264 
[12/15 03:05:38    100s] (I)       met4  (4V)      6278 
[12/15 03:05:38    100s] (I)       met5  (5H)         0 
[12/15 03:05:38    100s] (I)      ----------------------
[12/15 03:05:38    100s] (I)             Total    96563 
[12/15 03:05:38    100s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.03 sec, Curr Mem: 3.39 MB )
[12/15 03:05:38    100s] eee: RC Grid Memory freed=138240
[12/15 03:05:38    100s] (I)      Global routing data unavailable, rerun eGR
[12/15 03:05:38    100s] (I)      Initializing eGR engine (regular)
[12/15 03:05:38    100s] Set min layer with default ( 2 )
[12/15 03:05:38    100s] Set max layer with parameter ( 5 )
[12/15 03:05:38    100s] Early Global Route wiring runtime: 0.07 seconds, mem = 3557.6M
[12/15 03:05:38    100s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.277, REAL:0.074, MEM:3557.6M, EPOCH TIME: 1734228338.490035
[12/15 03:05:38    100s] Tdgp not enabled or already been cleared! skip clearing
[12/15 03:05:38    100s] End of congRepair (cpu=0:00:16.7, real=0:00:04.0)
[12/15 03:05:38    100s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3557.6M, EPOCH TIME: 1734228338.490874
[12/15 03:05:38    100s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3557.6M, EPOCH TIME: 1734228338.490903
[12/15 03:05:38    100s] *** Finishing placeDesign default flow ***
[12/15 03:05:38    100s] **placeDesign ... cpu = 0: 1: 5, real = 0: 0:25, mem = 3528.6M **
[12/15 03:05:38    100s] Tdgp not enabled or already been cleared! skip clearing
[12/15 03:05:38    100s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/15 03:05:38    100s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[12/15 03:05:38    100s] 
[12/15 03:05:38    100s] *** Summary of all messages that are not suppressed in this session:
[12/15 03:05:38    100s] Severity  ID               Count  Summary                                  
[12/15 03:05:38    100s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/15 03:05:38    100s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[12/15 03:05:38    100s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[12/15 03:05:38    100s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/15 03:05:38    100s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[12/15 03:05:38    100s] WARNING   NRDB-2054            1  %s %s %s %s has an illegal 0 width or he...
[12/15 03:05:38    100s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[12/15 03:05:38    100s] WARNING   TA-112              20  A timing loop was found in the design. T...
[12/15 03:05:38    100s] WARNING   TA-146               2  A combinational timing loop(s) was found...
[12/15 03:05:38    100s] *** Message Summary: 31 warning(s), 0 error(s)
[12/15 03:05:38    100s] 
[12/15 03:05:38    100s] *** placeDesign #1 [finish] : cpu/real = 0:01:05.3/0:00:25.1 (2.6), totSession cpu/real = 0:01:41.0/0:04:30.3 (0.4), mem = 3528.6M
[12/15 03:05:38    100s] 
[12/15 03:05:38    100s] =============================================================================================
[12/15 03:05:38    100s]  Final TAT Report : placeDesign #1                                              22.33-s094_1
[12/15 03:05:38    100s] =============================================================================================
[12/15 03:05:38    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:05:38    100s] ---------------------------------------------------------------------------------------------
[12/15 03:05:38    100s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:05:38    100s] [ RefinePlace            ]      2   0:00:01.6  (   6.3 % )     0:00:01.6 /  0:00:02.2    1.4
[12/15 03:05:38    100s] [ DetailPlaceInit        ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/15 03:05:38    100s] [ FullDelayCalc          ]      9   0:00:05.4  (  21.6 % )     0:00:05.4 /  0:00:10.5    1.9
[12/15 03:05:38    100s] [ TimingUpdate           ]     12   0:00:03.0  (  12.1 % )     0:00:03.0 /  0:00:08.3    2.7
[12/15 03:05:38    100s] [ MISC                   ]          0:00:15.0  (  59.8 % )     0:00:15.0 /  0:00:44.3    3.0
[12/15 03:05:38    100s] ---------------------------------------------------------------------------------------------
[12/15 03:05:38    100s]  placeDesign #1 TOTAL               0:00:25.1  ( 100.0 % )     0:00:25.1 /  0:01:05.3    2.6
[12/15 03:05:38    100s] ---------------------------------------------------------------------------------------------
[12/15 03:05:38    100s] 
[12/15 03:05:46    101s] <CMD> fit
[12/15 03:05:52    101s] <CMD> zoomBox 24.38300 -9.95300 1657.54200 1452.07300
[12/15 03:05:53    101s] <CMD> zoomBox 204.07300 48.04200 1592.25800 1290.76400
[12/15 03:05:54    102s] <CMD> zoomBox 24.38300 -9.95300 1657.54200 1452.07300
[12/15 03:05:55    102s] <CMD> zoomBox -187.01700 -78.18300 1734.34700 1641.84800
[12/15 03:06:07    103s] <CMD> timeDesign -preCTS
[12/15 03:06:07    103s] AAE DB initialization (MEM=3445.86 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/15 03:06:07    103s] #optDebug: fT-S <1 1 0 0 0>
[12/15 03:06:07    103s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:43.0/0:04:58.9 (0.3), mem = 3445.9M
[12/15 03:06:07    103s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3421.9M, EPOCH TIME: 1734228367.182357
[12/15 03:06:07    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:07    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:07    103s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3421.9M, EPOCH TIME: 1734228367.182479
[12/15 03:06:07    103s] Start to check current routing status for nets...
[12/15 03:06:07    103s] All nets are already routed correctly.
[12/15 03:06:07    103s] End to check current routing status for nets (mem=3421.9M)
[12/15 03:06:07    103s] Extraction called for design 'fpga_top' of instances=11578 and nets=14320 using extraction engine 'preRoute' .
[12/15 03:06:07    103s] PreRoute RC Extraction called for design fpga_top.
[12/15 03:06:07    103s] RC Extraction called in multi-corner(1) mode.
[12/15 03:06:07    103s] RCMode: PreRoute
[12/15 03:06:07    103s]       RC Corner Indexes            0   
[12/15 03:06:07    103s] Capacitance Scaling Factor   : 1.00000 
[12/15 03:06:07    103s] Resistance Scaling Factor    : 1.00000 
[12/15 03:06:07    103s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 03:06:07    103s] Clock Res. Scaling Factor    : 1.00000 
[12/15 03:06:07    103s] Shrink Factor                : 1.00000
[12/15 03:06:07    103s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 03:06:07    103s] Using Quantus QRC technology file ...
[12/15 03:06:07    103s] eee: Trim Metal Layers: { }
[12/15 03:06:07    103s] eee: RC Grid Memory allocated=91260
[12/15 03:06:07    103s] eee: LayerId=1 widthSet size=1
[12/15 03:06:07    103s] eee: LayerId=2 widthSet size=1
[12/15 03:06:07    103s] eee: LayerId=3 widthSet size=1
[12/15 03:06:07    103s] eee: LayerId=4 widthSet size=1
[12/15 03:06:07    103s] eee: LayerId=5 widthSet size=1
[12/15 03:06:07    103s] eee: Total RC Grid memory=91260
[12/15 03:06:07    103s] Updating RC grid for preRoute extraction ...
[12/15 03:06:07    103s] eee: Metal Layers Info:
[12/15 03:06:07    103s] eee: L: met1 met2 met3 met4 met5
[12/15 03:06:07    103s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/15 03:06:07    103s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/15 03:06:07    103s] eee: pegSigSF=1.070000
[12/15 03:06:07    103s] Initializing multi-corner resistance tables ...
[12/15 03:06:07    103s] eee: l=1 avDens=0.103405 usedTrk=2434.554593 availTrk=23543.811271 sigTrk=2434.554593
[12/15 03:06:07    103s] eee: l=2 avDens=0.111671 usedTrk=4348.550243 availTrk=38940.754132 sigTrk=4348.550243
[12/15 03:06:07    103s] eee: l=3 avDens=0.159721 usedTrk=4494.809056 availTrk=28141.716180 sigTrk=4494.809056
[12/15 03:06:07    103s] eee: l=4 avDens=0.062573 usedTrk=1626.146372 availTrk=25988.163603 sigTrk=1626.146372
[12/15 03:06:07    103s] eee: l=5 avDens=0.178070 usedTrk=923.049708 availTrk=5183.647124 sigTrk=923.049708
[12/15 03:06:07    103s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:06:07    103s] eee: LAM-FP: thresh=1 ; dimX=3363.760870 ; dimY=3399.271739 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/15 03:06:07    103s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.301638 uaWl=1.000000 uaWlH=0.139100 aWlH=0.000000 lMod=0 pMax=0.841400 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/15 03:06:07    103s] eee: NetCapCache creation started. (Current Mem: 3421.855M) 
[12/15 03:06:07    103s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3421.855M) 
[12/15 03:06:07    103s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3421.855M)
[12/15 03:06:07    103s] Effort level <high> specified for reg2reg path_group
[12/15 03:06:07    103s] Cell fpga_top LLGs are deleted
[12/15 03:06:07    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:07    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:07    103s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3488.4M, EPOCH TIME: 1734228367.459261
[12/15 03:06:07    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:07    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:07    103s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3488.4M, EPOCH TIME: 1734228367.459361
[12/15 03:06:07    103s] Max number of tech site patterns supported in site array is 256.
[12/15 03:06:07    103s] Core basic site is CoreSite
[12/15 03:06:07    103s] After signature check, allow fast init is true, keep pre-filter is true.
[12/15 03:06:07    103s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/15 03:06:07    103s] Fast DP-INIT is on for default
[12/15 03:06:07    103s] Atter site array init, number of instance map data is 0.
[12/15 03:06:07    103s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.005, MEM:3488.4M, EPOCH TIME: 1734228367.464270
[12/15 03:06:07    103s] 
[12/15 03:06:07    103s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:07    103s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.006, MEM:3488.4M, EPOCH TIME: 1734228367.465753
[12/15 03:06:07    103s] Cell fpga_top LLGs are deleted
[12/15 03:06:07    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:07    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:07    103s] Starting delay calculation for Setup views
[12/15 03:06:07    103s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 03:06:07    103s] #################################################################################
[12/15 03:06:07    103s] # Design Stage: PreRoute
[12/15 03:06:07    103s] # Design Name: fpga_top
[12/15 03:06:07    103s] # Design Mode: 130nm
[12/15 03:06:07    103s] # Analysis Mode: MMMC Non-OCV 
[12/15 03:06:07    103s] # Parasitics Mode: No SPEF/RCDB 
[12/15 03:06:07    103s] # Signoff Settings: SI Off 
[12/15 03:06:07    103s] #################################################################################
[12/15 03:06:07    103s] Topological Sorting (REAL = 0:00:00.0, MEM = 3486.4M, InitMEM = 3486.4M)
[12/15 03:06:07    103s] Calculate delays in BcWc mode...
[12/15 03:06:07    103s] Start delay calculation (fullDC) (8 T). (MEM=3491.39)
[12/15 03:06:07    103s] Start AAE Lib Loading. (MEM=3502.91)
[12/15 03:06:07    104s] End AAE Lib Loading. (MEM=3541.07 CPU=0:00:00.0 Real=0:00:00.0)
[12/15 03:06:07    104s] End AAE Lib Interpolated Model. (MEM=3541.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:06:08    105s] Total number of fetched objects 13883
[12/15 03:06:08    105s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:06:08    105s] End delay calculation. (MEM=4084.4 CPU=0:00:01.5 REAL=0:00:01.0)
[12/15 03:06:08    105s] End delay calculation (fullDC). (MEM=4084.4 CPU=0:00:01.9 REAL=0:00:01.0)
[12/15 03:06:08    105s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 4084.4M) ***
[12/15 03:06:08    106s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:01:47 mem=4028.4M)
[12/15 03:06:10    106s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.634  |   N/A   | -4.634  |
|           TNS (ns):|-170.111 |   N/A   |-170.111 |
|    Violating Paths:|   47    |   N/A   |   47    |
|          All Paths:|   49    |   N/A   |   49    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    287 (287)     |   -0.554   |    287 (287)     |
|   max_tran     |     88 (870)     |   -2.936   |     88 (870)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.288%
Routing Overflow: 3.64% H and 0.00% V
------------------------------------------------------------------

[12/15 03:06:10    106s] Reported timing to dir ./timingReports
[12/15 03:06:10    106s] Total CPU time: 3.97 sec
[12/15 03:06:10    106s] Total Real time: 3.0 sec
[12/15 03:06:10    106s] Total Memory Usage: 3650.105469 Mbytes
[12/15 03:06:10    106s] Info: pop threads available for lower-level modules during optimization.
[12/15 03:06:10    106s] *** timeDesign #1 [finish] : cpu/real = 0:00:04.0/0:00:03.2 (1.2), totSession cpu/real = 0:01:47.0/0:05:02.1 (0.4), mem = 3650.1M
[12/15 03:06:10    106s] 
[12/15 03:06:10    106s] =============================================================================================
[12/15 03:06:10    106s]  Final TAT Report : timeDesign #1                                               22.33-s094_1
[12/15 03:06:10    106s] =============================================================================================
[12/15 03:06:10    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:10    106s] ---------------------------------------------------------------------------------------------
[12/15 03:06:10    106s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:10    106s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:02.9 /  0:00:03.1    1.1
[12/15 03:06:10    106s] [ DrvReport              ]      1   0:00:01.9  (  59.3 % )     0:00:01.9 /  0:00:00.2    0.1
[12/15 03:06:10    106s] [ ExtractRC              ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.2
[12/15 03:06:10    106s] [ FullDelayCalc          ]      1   0:00:00.6  (  17.2 % )     0:00:00.6 /  0:00:01.9    3.4
[12/15 03:06:10    106s] [ TimingUpdate           ]      1   0:00:00.3  (   9.1 % )     0:00:00.9 /  0:00:02.8    3.3
[12/15 03:06:10    106s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/15 03:06:10    106s] [ GenerateReports        ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/15 03:06:10    106s] [ MISC                   ]          0:00:00.3  (   8.5 % )     0:00:00.3 /  0:00:00.7    2.6
[12/15 03:06:10    106s] ---------------------------------------------------------------------------------------------
[12/15 03:06:10    106s]  timeDesign #1 TOTAL                0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:04.0    1.2
[12/15 03:06:10    106s] ---------------------------------------------------------------------------------------------
[12/15 03:06:10    106s] 
[12/15 03:06:10    106s] <CMD> optDesign -preCTS
[12/15 03:06:10    106s] Executing: place_opt_design -opt
[12/15 03:06:10    106s] **INFO: User settings:
[12/15 03:06:10    106s] setDesignMode -process                              130
[12/15 03:06:10    106s] setExtractRCMode -coupling_c_th                     0.4
[12/15 03:06:10    106s] setExtractRCMode -engine                            preRoute
[12/15 03:06:10    106s] setExtractRCMode -relative_c_th                     1
[12/15 03:06:10    106s] setExtractRCMode -total_c_th                        0
[12/15 03:06:10    106s] setDelayCalMode -enable_high_fanout                 true
[12/15 03:06:10    106s] setDelayCalMode -eng_enablePrePlacedFlow            false
[12/15 03:06:10    106s] setDelayCalMode -engine                             aae
[12/15 03:06:10    106s] setDelayCalMode -ignoreNetLoad                      false
[12/15 03:06:10    106s] setDelayCalMode -socv_accuracy_mode                 low
[12/15 03:06:10    106s] setPlaceMode -maxRouteLayer                         5
[12/15 03:06:10    106s] setPlaceMode -place_design_floorplan_mode           false
[12/15 03:06:10    106s] setPlaceMode -place_detail_check_route              false
[12/15 03:06:10    106s] setPlaceMode -place_detail_preserve_routing         true
[12/15 03:06:10    106s] setPlaceMode -place_detail_remove_affected_routing  false
[12/15 03:06:10    106s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/15 03:06:10    106s] setPlaceMode -place_global_clock_gate_aware         true
[12/15 03:06:10    106s] setPlaceMode -place_global_cong_effort              auto
[12/15 03:06:10    106s] setPlaceMode -place_global_ignore_scan              true
[12/15 03:06:10    106s] setPlaceMode -place_global_ignore_spare             false
[12/15 03:06:10    106s] setPlaceMode -place_global_module_aware_spare       false
[12/15 03:06:10    106s] setPlaceMode -place_global_place_io_pins            false
[12/15 03:06:10    106s] setPlaceMode -place_global_reorder_scan             false
[12/15 03:06:10    106s] setPlaceMode -powerDriven                           false
[12/15 03:06:10    106s] setPlaceMode -timingDriven                          true
[12/15 03:06:10    106s] setAnalysisMode -checkType                          setup
[12/15 03:06:10    106s] setAnalysisMode -clkSrcPath                         true
[12/15 03:06:10    106s] setAnalysisMode -clockPropagation                   forcedIdeal
[12/15 03:06:10    106s] setAnalysisMode -virtualIPO                         false
[12/15 03:06:10    107s] 
[12/15 03:06:10    107s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:47.0/0:05:02.1 (0.4), mem = 3650.1M
[12/15 03:06:10    107s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/15 03:06:10    107s] *** Starting GigaPlace ***
[12/15 03:06:10    107s] #optDebug: fT-E <X 2 3 1 0>
[12/15 03:06:10    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:3650.1M, EPOCH TIME: 1734228370.385810
[12/15 03:06:10    107s] Processing tracks to init pin-track alignment.
[12/15 03:06:10    107s] z: 2, totalTracks: 1
[12/15 03:06:10    107s] z: 4, totalTracks: 1
[12/15 03:06:10    107s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:10    107s] Cell fpga_top LLGs are deleted
[12/15 03:06:10    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] # Building fpga_top llgBox search-tree.
[12/15 03:06:10    107s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3649.2M, EPOCH TIME: 1734228370.390094
[12/15 03:06:10    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3649.2M, EPOCH TIME: 1734228370.390613
[12/15 03:06:10    107s] Max number of tech site patterns supported in site array is 256.
[12/15 03:06:10    107s] Core basic site is CoreSite
[12/15 03:06:10    107s] After signature check, allow fast init is true, keep pre-filter is true.
[12/15 03:06:10    107s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/15 03:06:10    107s] SiteArray: non-trimmed site array dimensions = 145 x 1276
[12/15 03:06:10    107s] SiteArray: use 929,792 bytes
[12/15 03:06:10    107s] SiteArray: current memory after site array memory allocation 3650.1M
[12/15 03:06:10    107s] SiteArray: FP blocked sites are writable
[12/15 03:06:10    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/15 03:06:10    107s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3650.1M, EPOCH TIME: 1734228370.395871
[12/15 03:06:10    107s] Process 2198 wires and vias for routing blockage analysis
[12/15 03:06:10    107s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.006, REAL:0.002, MEM:3650.1M, EPOCH TIME: 1734228370.398024
[12/15 03:06:10    107s] SiteArray: number of non floorplan blocked sites for llg default is 185020
[12/15 03:06:10    107s] Atter site array init, number of instance map data is 0.
[12/15 03:06:10    107s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.039, REAL:0.011, MEM:3650.1M, EPOCH TIME: 1734228370.401305
[12/15 03:06:10    107s] 
[12/15 03:06:10    107s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:10    107s] OPERPROF:     Starting CMU at level 3, MEM:3650.1M, EPOCH TIME: 1734228370.402365
[12/15 03:06:10    107s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:3650.1M, EPOCH TIME: 1734228370.403176
[12/15 03:06:10    107s] 
[12/15 03:06:10    107s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:10    107s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.043, REAL:0.014, MEM:3650.1M, EPOCH TIME: 1734228370.403947
[12/15 03:06:10    107s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3650.1M, EPOCH TIME: 1734228370.403974
[12/15 03:06:10    107s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3650.1M, EPOCH TIME: 1734228370.404081
[12/15 03:06:10    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3650.1MB).
[12/15 03:06:10    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.021, MEM:3650.1M, EPOCH TIME: 1734228370.406639
[12/15 03:06:10    107s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3650.1M, EPOCH TIME: 1734228370.406654
[12/15 03:06:10    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] Cell fpga_top LLGs are deleted
[12/15 03:06:10    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] # Resetting pin-track-align track data.
[12/15 03:06:10    107s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.021, REAL:0.006, MEM:3650.1M, EPOCH TIME: 1734228370.413018
[12/15 03:06:10    107s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:47.1/0:05:02.2 (0.4), mem = 3650.1M
[12/15 03:06:10    107s] VSMManager cleared!
[12/15 03:06:10    107s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (27.3), totSession cpu/real = 0:01:47.1/0:05:02.2 (0.4), mem = 3650.1M
[12/15 03:06:10    107s] 
[12/15 03:06:10    107s] =============================================================================================
[12/15 03:06:10    107s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         22.33-s094_1
[12/15 03:06:10    107s] =============================================================================================
[12/15 03:06:10    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:10    107s] ---------------------------------------------------------------------------------------------
[12/15 03:06:10    107s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:10    107s] ---------------------------------------------------------------------------------------------
[12/15 03:06:10    107s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:10    107s] ---------------------------------------------------------------------------------------------
[12/15 03:06:10    107s] 
[12/15 03:06:10    107s] Enable CTE adjustment.
[12/15 03:06:10    107s] Enable Layer aware incrSKP.
[12/15 03:06:10    107s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2610.5M, totSessionCpu=0:01:47 **
[12/15 03:06:10    107s] 
[12/15 03:06:10    107s] Active Setup views: VIEW_SETUP 
[12/15 03:06:10    107s] Info: 8 threads available for lower-level modules during optimization.
[12/15 03:06:10    107s] GigaOpt running with 8 threads.
[12/15 03:06:10    107s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:47.1/0:05:02.2 (0.4), mem = 3650.1M
[12/15 03:06:10    107s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/15 03:06:10    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:3650.1M, EPOCH TIME: 1734228370.430261
[12/15 03:06:10    107s] Processing tracks to init pin-track alignment.
[12/15 03:06:10    107s] z: 2, totalTracks: 1
[12/15 03:06:10    107s] z: 4, totalTracks: 1
[12/15 03:06:10    107s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:10    107s] Cell fpga_top LLGs are deleted
[12/15 03:06:10    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] # Building fpga_top llgBox search-tree.
[12/15 03:06:10    107s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3650.1M, EPOCH TIME: 1734228370.434115
[12/15 03:06:10    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3650.1M, EPOCH TIME: 1734228370.434357
[12/15 03:06:10    107s] Max number of tech site patterns supported in site array is 256.
[12/15 03:06:10    107s] Core basic site is CoreSite
[12/15 03:06:10    107s] After signature check, allow fast init is true, keep pre-filter is true.
[12/15 03:06:10    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/15 03:06:10    107s] Fast DP-INIT is on for default
[12/15 03:06:10    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/15 03:06:10    107s] Atter site array init, number of instance map data is 0.
[12/15 03:06:10    107s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.005, MEM:3650.1M, EPOCH TIME: 1734228370.439609
[12/15 03:06:10    107s] 
[12/15 03:06:10    107s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:10    107s] OPERPROF:     Starting CMU at level 3, MEM:3650.1M, EPOCH TIME: 1734228370.440744
[12/15 03:06:10    107s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3650.1M, EPOCH TIME: 1734228370.441200
[12/15 03:06:10    107s] 
[12/15 03:06:10    107s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:10    107s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.008, MEM:3650.1M, EPOCH TIME: 1734228370.441961
[12/15 03:06:10    107s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3650.1M, EPOCH TIME: 1734228370.441988
[12/15 03:06:10    107s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3650.1M, EPOCH TIME: 1734228370.442107
[12/15 03:06:10    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3650.1MB).
[12/15 03:06:10    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.014, MEM:3650.1M, EPOCH TIME: 1734228370.444672
[12/15 03:06:10    107s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3650.1M, EPOCH TIME: 1734228370.444712
[12/15 03:06:10    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:10    107s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.005, MEM:3650.1M, EPOCH TIME: 1734228370.450084
[12/15 03:06:10    107s] 
[12/15 03:06:10    107s] Creating Lib Analyzer ...
[12/15 03:06:10    107s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/15 03:06:10    107s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/15 03:06:10    107s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/15 03:06:10    107s] 
[12/15 03:06:10    107s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:06:10    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=3656.1M
[12/15 03:06:10    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=3656.1M
[12/15 03:06:10    107s] Creating Lib Analyzer, finished. 
[12/15 03:06:10    107s] #optDebug: fT-S <1 2 3 1 0>
[12/15 03:06:10    107s] Info: IPO magic value 0x806BBEEF.
[12/15 03:06:10    107s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/15 03:06:10    107s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/15 03:06:10    107s]       Genus workers will not check out additional licenses.
[12/15 03:06:10    107s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ANTENNA'
[12/15 03:06:10    107s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL64'
[12/15 03:06:10    107s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL32'
[12/15 03:06:10    107s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL16'
[12/15 03:06:10    107s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL8'
[12/15 03:06:10    107s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL4'
[12/15 03:06:10    107s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL2'
[12/15 03:06:10    107s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL1'
[12/15 03:06:10    107s] -lefTechFileMap {}                         # string, default=""
[12/15 03:06:10    107s] Warning: cannot find min major genus version for innovus version; min major for 22.1 will be used instead.
[12/15 03:06:24    107s] **optDesign ... cpu = 0:00:00, real = 0:00:14, mem = 2614.7M, totSessionCpu=0:01:47 **
[12/15 03:06:24    107s] #optDebug: { P: 130 W: 7195 FE: standard PE: none LDR: 1}
[12/15 03:06:24    107s] *** optDesign -preCTS ***
[12/15 03:06:24    107s] DRC Margin: user margin 0.0; extra margin 0.2
[12/15 03:06:24    107s] Setup Target Slack: user slack 0; extra slack 0.0
[12/15 03:06:24    107s] Hold Target Slack: user slack 0
[12/15 03:06:24    107s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3657.6M, EPOCH TIME: 1734228384.703079
[12/15 03:06:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:24    107s] 
[12/15 03:06:24    107s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:24    107s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:3657.6M, EPOCH TIME: 1734228384.707196
[12/15 03:06:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:24    107s] 
[12/15 03:06:24    107s] TimeStamp Deleting Cell Server Begin ...
[12/15 03:06:24    107s] Deleting Lib Analyzer.
[12/15 03:06:24    107s] 
[12/15 03:06:24    107s] TimeStamp Deleting Cell Server End ...
[12/15 03:06:24    107s] Multi-VT timing optimization disabled based on library information.
[12/15 03:06:24    107s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 03:06:24    107s] 
[12/15 03:06:24    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 03:06:24    107s] Summary for sequential cells identification: 
[12/15 03:06:24    107s]   Identified SBFF number: 16
[12/15 03:06:24    107s]   Identified MBFF number: 0
[12/15 03:06:24    107s]   Identified SB Latch number: 0
[12/15 03:06:24    107s]   Identified MB Latch number: 0
[12/15 03:06:24    107s]   Not identified SBFF number: 0
[12/15 03:06:24    107s]   Not identified MBFF number: 0
[12/15 03:06:24    107s]   Not identified SB Latch number: 0
[12/15 03:06:24    107s]   Not identified MB Latch number: 0
[12/15 03:06:24    107s]   Number of sequential cells which are not FFs: 3
[12/15 03:06:24    107s]  Visiting view : VIEW_SETUP
[12/15 03:06:24    107s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/15 03:06:24    107s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/15 03:06:24    107s]  Visiting view : VIEW_HOLD
[12/15 03:06:24    107s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/15 03:06:24    107s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/15 03:06:24    107s] TLC MultiMap info (StdDelay):
[12/15 03:06:24    107s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/15 03:06:24    107s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/15 03:06:24    107s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/15 03:06:24    107s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/15 03:06:24    107s]  Setting StdDelay to: 58.5ps
[12/15 03:06:24    107s] 
[12/15 03:06:24    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 03:06:24    107s] 
[12/15 03:06:24    107s] TimeStamp Deleting Cell Server Begin ...
[12/15 03:06:24    107s] 
[12/15 03:06:24    107s] TimeStamp Deleting Cell Server End ...
[12/15 03:06:24    107s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3657.6M, EPOCH TIME: 1734228384.728960
[12/15 03:06:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:24    107s] Cell fpga_top LLGs are deleted
[12/15 03:06:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:24    107s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3650.6M, EPOCH TIME: 1734228384.729488
[12/15 03:06:24    107s] 
[12/15 03:06:24    107s] Creating Lib Analyzer ...
[12/15 03:06:24    107s] 
[12/15 03:06:24    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 03:06:24    107s] Summary for sequential cells identification: 
[12/15 03:06:24    107s]   Identified SBFF number: 16
[12/15 03:06:24    107s]   Identified MBFF number: 0
[12/15 03:06:24    107s]   Identified SB Latch number: 0
[12/15 03:06:24    107s]   Identified MB Latch number: 0
[12/15 03:06:24    107s]   Not identified SBFF number: 0
[12/15 03:06:24    107s]   Not identified MBFF number: 0
[12/15 03:06:24    107s]   Not identified SB Latch number: 0
[12/15 03:06:24    107s]   Not identified MB Latch number: 0
[12/15 03:06:24    107s]   Number of sequential cells which are not FFs: 3
[12/15 03:06:24    107s]  Visiting view : VIEW_SETUP
[12/15 03:06:24    107s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/15 03:06:24    107s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/15 03:06:24    107s]  Visiting view : VIEW_HOLD
[12/15 03:06:24    107s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/15 03:06:24    107s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/15 03:06:24    107s] TLC MultiMap info (StdDelay):
[12/15 03:06:24    107s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/15 03:06:24    107s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/15 03:06:24    107s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/15 03:06:24    107s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/15 03:06:24    107s]  Setting StdDelay to: 58.5ps
[12/15 03:06:24    107s] 
[12/15 03:06:24    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 03:06:24    107s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/15 03:06:24    107s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/15 03:06:24    107s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/15 03:06:24    107s] 
[12/15 03:06:24    107s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:06:24    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:48 mem=3656.6M
[12/15 03:06:24    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:48 mem=3656.6M
[12/15 03:06:24    107s] Creating Lib Analyzer, finished. 
[12/15 03:06:24    107s] ### Creating TopoMgr, started
[12/15 03:06:24    107s] ### Creating TopoMgr, finished
[12/15 03:06:24    107s] #optDebug: Start CG creation (mem=3656.6M)
[12/15 03:06:24    107s]  ...initializing CG ToF 2100.2990um
[12/15 03:06:25    107s] (cpu=0:00:00.2, mem=3755.0M)
[12/15 03:06:25    107s]  ...processing cgPrt (cpu=0:00:00.2, mem=3755.0M)
[12/15 03:06:25    107s]  ...processing cgEgp (cpu=0:00:00.2, mem=3755.0M)
[12/15 03:06:25    107s]  ...processing cgPbk (cpu=0:00:00.2, mem=3755.0M)
[12/15 03:06:25    107s]  ...processing cgNrb(cpu=0:00:00.2, mem=3755.0M)
[12/15 03:06:25    107s]  ...processing cgObs (cpu=0:00:00.2, mem=3755.0M)
[12/15 03:06:25    107s]  ...processing cgCon (cpu=0:00:00.2, mem=3755.0M)
[12/15 03:06:25    107s]  ...processing cgPdm (cpu=0:00:00.2, mem=3755.0M)
[12/15 03:06:25    107s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3755.0M)
[12/15 03:06:25    107s] {MMLU 0 0 13132}
[12/15 03:06:25    107s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=3755.0M
[12/15 03:06:25    107s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=3755.0M
[12/15 03:06:25    107s] Running pre-eGR process
[12/15 03:06:25    107s] (I)      Initializing eGR engine (regular)
[12/15 03:06:25    107s] Set min layer with default ( 2 )
[12/15 03:06:25    107s] Set max layer with default ( 127 )
[12/15 03:06:25    107s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:25    107s] Min route layer (adjusted) = 2
[12/15 03:06:25    107s] Max route layer (adjusted) = 5
[12/15 03:06:25    107s] (I)      Initializing eGR engine (regular)
[12/15 03:06:25    107s] Set min layer with default ( 2 )
[12/15 03:06:25    107s] Set max layer with default ( 127 )
[12/15 03:06:25    107s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:25    107s] Min route layer (adjusted) = 2
[12/15 03:06:25    107s] Max route layer (adjusted) = 5
[12/15 03:06:25    107s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.55 MB )
[12/15 03:06:25    107s] (I)      Running eGR Regular flow
[12/15 03:06:25    107s] (I)      # wire layers (front) : 6
[12/15 03:06:25    107s] (I)      # wire layers (back)  : 0
[12/15 03:06:25    107s] (I)      min wire layer : 1
[12/15 03:06:25    107s] (I)      max wire layer : 5
[12/15 03:06:25    107s] (I)      # cut layers (front) : 5
[12/15 03:06:25    107s] (I)      # cut layers (back)  : 0
[12/15 03:06:25    107s] (I)      min cut layer : 1
[12/15 03:06:25    107s] (I)      max cut layer : 4
[12/15 03:06:25    107s] (I)      ================================ Layers ================================
[12/15 03:06:25    107s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:25    107s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/15 03:06:25    107s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:25    107s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/15 03:06:25    107s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/15 03:06:25    107s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:06:25    107s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/15 03:06:25    107s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:06:25    107s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/15 03:06:25    107s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:06:25    107s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/15 03:06:25    107s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:06:25    107s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/15 03:06:25    107s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/15 03:06:25    107s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:25    107s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/15 03:06:25    107s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/15 03:06:25    107s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:25    107s] (I)      Started Import and model ( Curr Mem: 3.55 MB )
[12/15 03:06:25    107s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:25    107s] (I)      Number of ignored instance 0
[12/15 03:06:25    107s] (I)      Number of inbound cells 52
[12/15 03:06:25    107s] (I)      Number of opened ILM blockages 0
[12/15 03:06:25    107s] (I)      Number of instances temporarily fixed by detailed placement 52
[12/15 03:06:25    107s] (I)      numMoveCells=11526, numMacros=52  numPads=44  numMultiRowHeightInsts=0
[12/15 03:06:25    107s] (I)      cell height: 4140, count: 11526
[12/15 03:06:25    107s] (I)      Number of nets = 11654 ( 1478 ignored )
[12/15 03:06:25    107s] (I)      Read rows... (mem=3646.8M)
[12/15 03:06:25    107s] (I)      rowRegion is not equal to core box, resetting core box
[12/15 03:06:25    107s] (I)      rowRegion : (480220, 480220) - (1067180, 1080520)
[12/15 03:06:25    107s] (I)      coreBox   : (480220, 480220) - (1067310, 1080520)
[12/15 03:06:25    107s] (I)      Done Read rows (cpu=0.000s, mem=3646.8M)
[12/15 03:06:25    107s] (I)      Identified Clock instances: Flop 1478, Clock buffer/inverter 0, Gate 0, Logic 2
[12/15 03:06:25    107s] (I)      Read module constraints... (mem=3646.8M)
[12/15 03:06:25    107s] (I)      Done Read module constraints (cpu=0.000s, mem=3646.8M)
[12/15 03:06:25    107s] (I)      == Non-default Options ==
[12/15 03:06:25    107s] (I)      Maximum routing layer                              : 5
[12/15 03:06:25    107s] (I)      Top routing layer                                  : 5
[12/15 03:06:25    107s] (I)      Buffering-aware routing                            : true
[12/15 03:06:25    107s] (I)      Spread congestion away from blockages              : true
[12/15 03:06:25    107s] (I)      Number of threads                                  : 8
[12/15 03:06:25    107s] (I)      Overflow penalty cost                              : 10
[12/15 03:06:25    107s] (I)      Punch through distance                             : 2489.860000
[12/15 03:06:25    107s] (I)      Source-to-sink ratio                               : 0.300000
[12/15 03:06:25    107s] (I)      Route tie net to shape                             : auto
[12/15 03:06:25    107s] (I)      Method to set GCell size                           : row
[12/15 03:06:25    107s] (I)      Tie hi/lo max distance                             : 41.400000
[12/15 03:06:25    107s] (I)      Counted 4678 PG shapes. eGR will not process PG shapes layer by layer.
[12/15 03:06:25    107s] (I)      ============== Pin Summary ==============
[12/15 03:06:25    107s] (I)      +-------+--------+---------+------------+
[12/15 03:06:25    107s] (I)      | Layer | # pins | % total |      Group |
[12/15 03:06:25    107s] (I)      +-------+--------+---------+------------+
[12/15 03:06:25    107s] (I)      |     1 |  36718 |   99.06 |        Pin |
[12/15 03:06:25    107s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/15 03:06:25    107s] (I)      |     3 |    304 |    0.82 | Pin access |
[12/15 03:06:25    107s] (I)      |     4 |      0 |    0.00 |      Other |
[12/15 03:06:25    107s] (I)      |     5 |     44 |    0.12 |      Other |
[12/15 03:06:25    107s] (I)      +-------+--------+---------+------------+
[12/15 03:06:25    107s] (I)      Use row-based GCell size
[12/15 03:06:25    107s] (I)      Use row-based GCell align
[12/15 03:06:25    107s] (I)      layer 0 area = 83000
[12/15 03:06:25    107s] (I)      layer 1 area = 67600
[12/15 03:06:25    107s] (I)      layer 2 area = 240000
[12/15 03:06:25    107s] (I)      layer 3 area = 240000
[12/15 03:06:25    107s] (I)      layer 4 area = 4000000
[12/15 03:06:25    107s] (I)      GCell unit size   : 4140
[12/15 03:06:25    107s] (I)      GCell multiplier  : 1
[12/15 03:06:25    107s] (I)      GCell row height  : 4140
[12/15 03:06:25    107s] (I)      Actual row height : 4140
[12/15 03:06:25    107s] (I)      GCell align ref   : 480220 480220
[12/15 03:06:25    107s] [NR-eGR] Track table information for default rule: 
[12/15 03:06:25    107s] [NR-eGR] met1 has single uniform track structure
[12/15 03:06:25    107s] [NR-eGR] met2 has single uniform track structure
[12/15 03:06:25    107s] [NR-eGR] met3 has single uniform track structure
[12/15 03:06:25    107s] [NR-eGR] met4 has single uniform track structure
[12/15 03:06:25    107s] [NR-eGR] met5 has single uniform track structure
[12/15 03:06:25    107s] (I)      =============== Default via ===============
[12/15 03:06:25    107s] (I)      +---+------------------+------------------+
[12/15 03:06:25    107s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/15 03:06:25    107s] (I)      +---+------------------+------------------+
[12/15 03:06:25    107s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/15 03:06:25    107s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/15 03:06:25    107s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/15 03:06:25    107s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/15 03:06:25    107s] (I)      +---+------------------+------------------+
[12/15 03:06:25    107s] [NR-eGR] Read 6040 PG shapes
[12/15 03:06:25    107s] [NR-eGR] Read 0 clock shapes
[12/15 03:06:25    107s] [NR-eGR] Read 0 other shapes
[12/15 03:06:25    107s] [NR-eGR] #Routing Blockages  : 0
[12/15 03:06:25    107s] [NR-eGR] #Instance Blockages : 45786
[12/15 03:06:25    107s] [NR-eGR] #PG Blockages       : 6040
[12/15 03:06:25    107s] [NR-eGR] #Halo Blockages     : 0
[12/15 03:06:25    107s] [NR-eGR] #Boundary Blockages : 0
[12/15 03:06:25    107s] [NR-eGR] #Clock Blockages    : 0
[12/15 03:06:25    107s] [NR-eGR] #Other Blockages    : 0
[12/15 03:06:25    107s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 03:06:25    107s] (I)      Custom ignore net properties:
[12/15 03:06:25    107s] (I)      1 : NotLegal
[12/15 03:06:25    107s] (I)      Default ignore net properties:
[12/15 03:06:25    107s] (I)      1 : Special
[12/15 03:06:25    107s] (I)      2 : Analog
[12/15 03:06:25    107s] (I)      3 : Fixed
[12/15 03:06:25    107s] (I)      4 : Skipped
[12/15 03:06:25    107s] (I)      5 : MixedSignal
[12/15 03:06:25    107s] (I)      Prerouted net properties:
[12/15 03:06:25    107s] (I)      1 : NotLegal
[12/15 03:06:25    107s] (I)      2 : Special
[12/15 03:06:25    107s] (I)      3 : Analog
[12/15 03:06:25    107s] (I)      4 : Fixed
[12/15 03:06:25    107s] (I)      5 : Skipped
[12/15 03:06:25    107s] (I)      6 : MixedSignal
[12/15 03:06:25    107s] [NR-eGR] Early global route reroute all routable nets
[12/15 03:06:25    107s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 03:06:25    107s] [NR-eGR] Read 11654 nets ( ignored 0 )
[12/15 03:06:25    107s] (I)        Front-side 11654 ( ignored 0 )
[12/15 03:06:25    107s] (I)        Back-side  0 ( ignored 0 )
[12/15 03:06:25    107s] (I)        Both-side  0 ( ignored 0 )
[12/15 03:06:25    107s] (I)      early_global_route_priority property id does not exist.
[12/15 03:06:25    107s] (I)      Read Num Blocks=51826  Num Prerouted Wires=0  Num CS=0
[12/15 03:06:25    107s] (I)      Layer 1 (V) : #blockages 10351 : #preroutes 0
[12/15 03:06:25    107s] (I)      Layer 2 (H) : #blockages 32558 : #preroutes 0
[12/15 03:06:25    107s] (I)      Layer 3 (V) : #blockages 6335 : #preroutes 0
[12/15 03:06:25    107s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/15 03:06:25    107s] (I)      Number of ignored nets                =      0
[12/15 03:06:25    107s] (I)      Number of connected nets              =      0
[12/15 03:06:25    107s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 03:06:25    107s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/15 03:06:25    107s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 03:06:25    107s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 03:06:25    107s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 03:06:25    107s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 03:06:25    107s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 03:06:25    107s] (I)      Constructing bin map
[12/15 03:06:25    107s] (I)      Initialize bin information with width=8280 height=8280
[12/15 03:06:25    107s] (I)      Done constructing bin map
[12/15 03:06:25    107s] (I)      Ndr track 0 does not exist
[12/15 03:06:25    107s] (I)      ---------------------Grid Graph Info--------------------
[12/15 03:06:25    107s] (I)      Routing area        : (0, 0) - (1547330, 1563665)
[12/15 03:06:25    107s] (I)      Core area           : (480220, 480220) - (1067180, 1080520)
[12/15 03:06:25    107s] (I)      Site width          :   460  (dbu)
[12/15 03:06:25    107s] (I)      Row height          :  4140  (dbu)
[12/15 03:06:25    107s] (I)      GCell row height    :  4140  (dbu)
[12/15 03:06:25    107s] (I)      GCell width         :  4140  (dbu)
[12/15 03:06:25    107s] (I)      GCell height        :  4140  (dbu)
[12/15 03:06:25    107s] (I)      Grid                :   373   377     5
[12/15 03:06:25    107s] (I)      Layer numbers       :     1     2     3     4     5
[12/15 03:06:25    107s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/15 03:06:25    107s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/15 03:06:25    107s] (I)      Default wire width  :   140   140   300   300  1600
[12/15 03:06:25    107s] (I)      Default wire space  :   140   140   300   300  1600
[12/15 03:06:25    107s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/15 03:06:25    107s] (I)      Default pitch size  :   280   460   610   615  3660
[12/15 03:06:25    107s] (I)      First track coord   :   440   440   760   520  4420
[12/15 03:06:25    107s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/15 03:06:25    107s] (I)      Total num of tracks :  3399  3363  2562  2515   426
[12/15 03:06:25    107s] (I)      Num of masks        :     1     1     1     1     1
[12/15 03:06:25    107s] (I)      Num of trim masks   :     0     0     0     0     0
[12/15 03:06:25    107s] (I)      --------------------------------------------------------
[12/15 03:06:25    107s] 
[12/15 03:06:25    107s] [NR-eGR] ============ Routing rule table ============
[12/15 03:06:25    107s] [NR-eGR] Rule id: 0  Nets: 11610
[12/15 03:06:25    107s] [NR-eGR] ========================================
[12/15 03:06:25    107s] [NR-eGR] 
[12/15 03:06:25    107s] (I)      ======== NDR :  =========
[12/15 03:06:25    107s] (I)      +--------------+--------+
[12/15 03:06:25    107s] (I)      |           ID |      0 |
[12/15 03:06:25    107s] (I)      |         Name |        |
[12/15 03:06:25    107s] (I)      |      Default |    yes |
[12/15 03:06:25    107s] (I)      |  Clk Special |     no |
[12/15 03:06:25    107s] (I)      | Hard spacing |     no |
[12/15 03:06:25    107s] (I)      |    NDR track | (none) |
[12/15 03:06:25    107s] (I)      |      NDR via | (none) |
[12/15 03:06:25    107s] (I)      |  Extra space |      0 |
[12/15 03:06:25    107s] (I)      |      Shields |      0 |
[12/15 03:06:25    107s] (I)      |   Demand (H) |      1 |
[12/15 03:06:25    107s] (I)      |   Demand (V) |      1 |
[12/15 03:06:25    107s] (I)      |        #Nets |  11610 |
[12/15 03:06:25    107s] (I)      +--------------+--------+
[12/15 03:06:25    107s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:06:25    107s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/15 03:06:25    107s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:06:25    107s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/15 03:06:25    107s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/15 03:06:25    107s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/15 03:06:25    107s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/15 03:06:25    107s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:06:25    107s] (I)      =============== Blocked Tracks ===============
[12/15 03:06:25    107s] (I)      +-------+---------+----------+---------------+
[12/15 03:06:25    107s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 03:06:25    107s] (I)      +-------+---------+----------+---------------+
[12/15 03:06:25    107s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 03:06:25    107s] (I)      |     2 | 1267851 |   661739 |        52.19% |
[12/15 03:06:25    107s] (I)      |     3 |  955626 |   491241 |        51.41% |
[12/15 03:06:25    107s] (I)      |     4 |  948155 |   555284 |        58.56% |
[12/15 03:06:25    107s] (I)      |     5 |  158898 |    94179 |        59.27% |
[12/15 03:06:25    107s] (I)      +-------+---------+----------+---------------+
[12/15 03:06:25    107s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 3.57 MB )
[12/15 03:06:25    107s] (I)      Delete wires for 11610 nets (async)
[12/15 03:06:25    107s] (I)      Reset routing kernel
[12/15 03:06:25    107s] (I)      Started Global Routing ( Curr Mem: 3.57 MB )
[12/15 03:06:25    107s] (I)      totalPins=35544  totalGlobalPin=34265 (96.40%)
[12/15 03:06:25    107s] (I)      ================= Net Group Info =================
[12/15 03:06:25    107s] (I)      +----+----------------+--------------+-----------+
[12/15 03:06:25    107s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/15 03:06:25    107s] (I)      +----+----------------+--------------+-----------+
[12/15 03:06:25    107s] (I)      |  1 |          11610 |      met2(2) |   met5(5) |
[12/15 03:06:25    107s] (I)      +----+----------------+--------------+-----------+
[12/15 03:06:25    107s] (I)      total 2D Cap : 1566353 = (533186 H, 1033167 V)
[12/15 03:06:25    107s] (I)      total 2D Demand : 1273 = (0 H, 1273 V)
[12/15 03:06:25    107s] (I)      Adjusted 0 GCells for pin access
[12/15 03:06:25    107s] (I)      #blocked areas for congestion spreading : 104
[12/15 03:06:25    107s] [NR-eGR] Layer group 1: route 11610 net(s) in layer range [2, 5]
[12/15 03:06:25    107s] (I)      
[12/15 03:06:25    107s] (I)      ============  Phase 1a Route ============
[12/15 03:06:25    107s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 97
[12/15 03:06:25    107s] (I)      Usage: 99520 = (48462 H, 51058 V) = (9.09% H, 4.94% V) = (2.006e+05um H, 2.114e+05um V)
[12/15 03:06:25    107s] (I)      
[12/15 03:06:25    107s] (I)      ============  Phase 1b Route ============
[12/15 03:06:25    108s] (I)      Usage: 99650 = (48493 H, 51157 V) = (9.09% H, 4.95% V) = (2.008e+05um H, 2.118e+05um V)
[12/15 03:06:25    108s] (I)      Overflow of layer group 1: 1.24% H + 0.04% V. EstWL: 4.125510e+05um
[12/15 03:06:25    108s] (I)      Congestion metric : 3.72%H 0.15%V, 3.87%HV
[12/15 03:06:25    108s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 03:06:25    108s] (I)      
[12/15 03:06:25    108s] (I)      ============  Phase 1c Route ============
[12/15 03:06:25    108s] (I)      Level2 Grid: 75 x 76
[12/15 03:06:25    108s] (I)      Usage: 100124 = (48687 H, 51437 V) = (9.13% H, 4.98% V) = (2.016e+05um H, 2.129e+05um V)
[12/15 03:06:25    108s] (I)      
[12/15 03:06:25    108s] (I)      ============  Phase 1d Route ============
[12/15 03:06:25    108s] (I)      Usage: 100150 = (48693 H, 51457 V) = (9.13% H, 4.98% V) = (2.016e+05um H, 2.130e+05um V)
[12/15 03:06:25    108s] (I)      
[12/15 03:06:25    108s] (I)      ============  Phase 1e Route ============
[12/15 03:06:25    108s] (I)      Usage: 100190 = (48719 H, 51471 V) = (9.14% H, 4.98% V) = (2.017e+05um H, 2.131e+05um V)
[12/15 03:06:25    108s] [NR-eGR] Early Global Route overflow of layer group 1: 1.16% H + 0.02% V. EstWL: 4.147866e+05um
[12/15 03:06:25    108s] (I)      
[12/15 03:06:25    108s] (I)      ============  Phase 1l Route ============
[12/15 03:06:25    108s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 03:06:25    108s] (I)      Layer  2:     634734     53044         1      598077      664155    (47.38%) 
[12/15 03:06:25    108s] (I)      Layer  3:     468682    100907      8608      465112      486708    (48.87%) 
[12/15 03:06:25    108s] (I)      Layer  4:     400428     25668       352      501014      443094    (53.07%) 
[12/15 03:06:25    108s] (I)      Layer  5:      65793      5669        86       91182       67455    (57.48%) 
[12/15 03:06:25    108s] (I)      Total:       1569637    185288      9047     1655384     1661410    (49.91%) 
[12/15 03:06:25    108s] (I)      
[12/15 03:06:25    108s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 03:06:25    108s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/15 03:06:25    108s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/15 03:06:25    108s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[12/15 03:06:25    108s] [NR-eGR] --------------------------------------------------------------------------------
[12/15 03:06:25    108s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 03:06:25    108s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 03:06:25    108s] [NR-eGR]    met3 ( 3)      3650( 5.09%)       297( 0.41%)         2( 0.00%)   ( 5.51%) 
[12/15 03:06:25    108s] [NR-eGR]    met4 ( 4)       216( 0.33%)         3( 0.00%)         0( 0.00%)   ( 0.33%) 
[12/15 03:06:25    108s] [NR-eGR]    met5 ( 5)        84( 0.14%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[12/15 03:06:25    108s] [NR-eGR] --------------------------------------------------------------------------------
[12/15 03:06:25    108s] [NR-eGR]        Total      3951( 1.46%)       300( 0.11%)         2( 0.00%)   ( 1.57%) 
[12/15 03:06:25    108s] [NR-eGR] 
[12/15 03:06:25    108s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.14 sec, Curr Mem: 3.59 MB )
[12/15 03:06:25    108s] (I)      Updating congestion map
[12/15 03:06:25    108s] (I)      total 2D Cap : 1573574 = (536050 H, 1037524 V)
[12/15 03:06:25    108s] [NR-eGR] Overflow after Early Global Route 3.73% H + 0.00% V
[12/15 03:06:25    108s] (I)      Running track assignment and export wires
[12/15 03:06:25    108s] (I)      ============= Track Assignment ============
[12/15 03:06:25    108s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.58 MB )
[12/15 03:06:25    108s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/15 03:06:25    108s] (I)      Run Multi-thread track assignment
[12/15 03:06:25    108s] (I)      Finished Track Assignment (8T) ( CPU: 0.18 sec, Real: 0.03 sec, Curr Mem: 3.62 MB )
[12/15 03:06:25    108s] (I)      Started Export ( Curr Mem: 3.62 MB )
[12/15 03:06:25    108s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/15 03:06:25    108s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/15 03:06:25    108s] [NR-eGR] --------------------------------------------------------------------------
[12/15 03:06:25    108s] [NR-eGR]               Length (um)   Vias 
[12/15 03:06:25    108s] [NR-eGR] ---------------------------------
[12/15 03:06:25    108s] [NR-eGR]  met1  (1H)             0  35240 
[12/15 03:06:25    108s] [NR-eGR]  met2  (2V)        185620  47108 
[12/15 03:06:25    108s] [NR-eGR]  met3  (3H)        187023   8081 
[12/15 03:06:25    108s] [NR-eGR]  met4  (4V)         39542   6199 
[12/15 03:06:25    108s] [NR-eGR]  met5  (5H)         20398      0 
[12/15 03:06:25    108s] [NR-eGR] ---------------------------------
[12/15 03:06:25    108s] [NR-eGR]        Total       432582  96628 
[12/15 03:06:25    108s] [NR-eGR] --------------------------------------------------------------------------
[12/15 03:06:25    108s] [NR-eGR] Total half perimeter of net bounding box: 278520um
[12/15 03:06:25    108s] [NR-eGR] Total length: 432582um, number of vias: 96628
[12/15 03:06:25    108s] [NR-eGR] --------------------------------------------------------------------------
[12/15 03:06:25    108s] (I)      == Layer wire length by net rule ==
[12/15 03:06:25    108s] (I)                     Default 
[12/15 03:06:25    108s] (I)      -----------------------
[12/15 03:06:25    108s] (I)       met1  (1H)        0um 
[12/15 03:06:25    108s] (I)       met2  (2V)   185620um 
[12/15 03:06:25    108s] (I)       met3  (3H)   187023um 
[12/15 03:06:25    108s] (I)       met4  (4V)    39542um 
[12/15 03:06:25    108s] (I)       met5  (5H)    20398um 
[12/15 03:06:25    108s] (I)      -----------------------
[12/15 03:06:25    108s] (I)             Total  432582um 
[12/15 03:06:25    108s] (I)      == Layer via count by net rule ==
[12/15 03:06:25    108s] (I)                    Default 
[12/15 03:06:25    108s] (I)      ----------------------
[12/15 03:06:25    108s] (I)       met1  (1H)     35240 
[12/15 03:06:25    108s] (I)       met2  (2V)     47108 
[12/15 03:06:25    108s] (I)       met3  (3H)      8081 
[12/15 03:06:25    108s] (I)       met4  (4V)      6199 
[12/15 03:06:25    108s] (I)       met5  (5H)         0 
[12/15 03:06:25    108s] (I)      ----------------------
[12/15 03:06:25    108s] (I)             Total    96628 
[12/15 03:06:25    108s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.10 sec, Curr Mem: 3.51 MB )
[12/15 03:06:25    108s] eee: RC Grid Memory freed=91260
[12/15 03:06:25    108s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.73 sec, Real: 0.37 sec, Curr Mem: 3.51 MB )
[12/15 03:06:25    108s] (I)      ========================================== Runtime Summary ===========================================
[12/15 03:06:25    108s] (I)       Step                                                     %      Start     Finish      Real       CPU 
[12/15 03:06:25    108s] (I)      ------------------------------------------------------------------------------------------------------
[12/15 03:06:25    108s] (I)       Early Global Route kernel                          100.00%  64.06 sec  64.44 sec  0.37 sec  0.73 sec 
[12/15 03:06:25    108s] (I)       +-Import and model                                  21.18%  64.07 sec  64.15 sec  0.08 sec  0.09 sec 
[12/15 03:06:25    108s] (I)       | +-Create place DB                                  7.14%  64.07 sec  64.09 sec  0.03 sec  0.03 sec 
[12/15 03:06:25    108s] (I)       | | +-Import place data                              7.11%  64.07 sec  64.09 sec  0.03 sec  0.03 sec 
[12/15 03:06:25    108s] (I)       | | | +-Read instances and placement                 2.07%  64.07 sec  64.07 sec  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)       | | | +-Read nets                                    4.31%  64.07 sec  64.09 sec  0.02 sec  0.02 sec 
[12/15 03:06:25    108s] (I)       | +-Create route DB                                 11.81%  64.09 sec  64.14 sec  0.04 sec  0.05 sec 
[12/15 03:06:25    108s] (I)       | | +-Import route data (8T)                        11.74%  64.09 sec  64.14 sec  0.04 sec  0.05 sec 
[12/15 03:06:25    108s] (I)       | | | +-Read blockages ( Layer 2-5 )                 2.18%  64.10 sec  64.10 sec  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)       | | | | +-Read routing blockages                     0.00%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | | +-Read instance blockages                    1.29%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | | +-Read PG blockages                          0.69%  64.10 sec  64.10 sec  0.00 sec  0.01 sec 
[12/15 03:06:25    108s] (I)       | | | | | +-Allocate memory for PG via list          0.05%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | | +-Read clock blockages                       0.01%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | | +-Read other blockages                       0.00%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | | +-Read halo blockages                        0.01%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | | +-Read boundary cut boxes                    0.00%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | +-Read blackboxes                              0.00%  64.10 sec  64.10 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | +-Read prerouted                               0.60%  64.10 sec  64.11 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | +-Read nets                                    0.56%  64.11 sec  64.11 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | +-Set up via pillars                           0.01%  64.11 sec  64.11 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | +-Initialize 3D grid graph                     0.24%  64.11 sec  64.11 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | +-Model blockage capacity                      7.10%  64.11 sec  64.14 sec  0.03 sec  0.03 sec 
[12/15 03:06:25    108s] (I)       | | | | +-Initialize 3D capacity                     6.64%  64.11 sec  64.14 sec  0.02 sec  0.02 sec 
[12/15 03:06:25    108s] (I)       | +-Read aux data                                    0.20%  64.14 sec  64.14 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | +-Others data preparation                          0.00%  64.14 sec  64.14 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | +-Create route kernel                              1.58%  64.14 sec  64.14 sec  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)       +-Global Routing                                    37.22%  64.15 sec  64.29 sec  0.14 sec  0.29 sec 
[12/15 03:06:25    108s] (I)       | +-Initialization                                   1.25%  64.15 sec  64.15 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | +-Net group 1                                     33.71%  64.15 sec  64.28 sec  0.13 sec  0.28 sec 
[12/15 03:06:25    108s] (I)       | | +-Generate topology (8T)                         2.14%  64.15 sec  64.16 sec  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)       | | +-Phase 1a                                       7.03%  64.17 sec  64.20 sec  0.03 sec  0.06 sec 
[12/15 03:06:25    108s] (I)       | | | +-Pattern routing (8T)                         4.81%  64.17 sec  64.19 sec  0.02 sec  0.05 sec 
[12/15 03:06:25    108s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.29%  64.19 sec  64.19 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | +-Add via demand to 2D                         0.76%  64.19 sec  64.20 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | +-Phase 1b                                       6.25%  64.20 sec  64.22 sec  0.02 sec  0.05 sec 
[12/15 03:06:25    108s] (I)       | | | +-Monotonic routing (8T)                       4.17%  64.20 sec  64.21 sec  0.02 sec  0.05 sec 
[12/15 03:06:25    108s] (I)       | | +-Phase 1c                                       1.79%  64.22 sec  64.23 sec  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)       | | | +-Two level Routing                            1.76%  64.22 sec  64.23 sec  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)       | | | | +-Two Level Routing (Regular)                1.19%  64.22 sec  64.23 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | | +-Two Level Routing (Strong)                 0.19%  64.23 sec  64.23 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.12%  64.23 sec  64.23 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | +-Phase 1d                                       1.28%  64.23 sec  64.23 sec  0.00 sec  0.01 sec 
[12/15 03:06:25    108s] (I)       | | | +-Detoured routing (8T)                        1.24%  64.23 sec  64.23 sec  0.00 sec  0.01 sec 
[12/15 03:06:25    108s] (I)       | | +-Phase 1e                                       0.61%  64.23 sec  64.23 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | +-Route legalization                           0.47%  64.23 sec  64.23 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | | +-Legalize Blockage Violations               0.40%  64.23 sec  64.23 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | | | +-Legalize Reach Aware Violations            0.03%  64.23 sec  64.23 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | | +-Phase 1l                                      11.54%  64.23 sec  64.28 sec  0.04 sec  0.12 sec 
[12/15 03:06:25    108s] (I)       | | | +-Layer assignment (8T)                       10.25%  64.24 sec  64.28 sec  0.04 sec  0.12 sec 
[12/15 03:06:25    108s] (I)       +-Export cong map                                    3.38%  64.29 sec  64.30 sec  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)       | +-Export 2D cong map                               0.68%  64.30 sec  64.30 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       +-Extract Global 3D Wires                            0.88%  64.30 sec  64.30 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       +-Track Assignment (8T)                              8.76%  64.30 sec  64.33 sec  0.03 sec  0.18 sec 
[12/15 03:06:25    108s] (I)       | +-Initialization                                   0.21%  64.30 sec  64.30 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       | +-Track Assignment Kernel                          8.32%  64.30 sec  64.33 sec  0.03 sec  0.18 sec 
[12/15 03:06:25    108s] (I)       | +-Free Memory                                      0.01%  64.33 sec  64.33 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)       +-Export                                            27.81%  64.33 sec  64.44 sec  0.10 sec  0.16 sec 
[12/15 03:06:25    108s] (I)       | +-Export DB wires                                  3.72%  64.33 sec  64.35 sec  0.01 sec  0.05 sec 
[12/15 03:06:25    108s] (I)       | | +-Export all nets (8T)                           2.84%  64.34 sec  64.35 sec  0.01 sec  0.04 sec 
[12/15 03:06:25    108s] (I)       | | +-Set wire vias (8T)                             0.48%  64.35 sec  64.35 sec  0.00 sec  0.01 sec 
[12/15 03:06:25    108s] (I)       | +-Report wirelength                                3.61%  64.35 sec  64.36 sec  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)       | +-Update net boxes                                 1.15%  64.36 sec  64.37 sec  0.00 sec  0.02 sec 
[12/15 03:06:25    108s] (I)       | +-Update timing                                   18.31%  64.37 sec  64.44 sec  0.07 sec  0.07 sec 
[12/15 03:06:25    108s] (I)       +-Postprocess design                                 0.10%  64.44 sec  64.44 sec  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)      ========================== Summary by functions ==========================
[12/15 03:06:25    108s] (I)       Lv  Step                                           %      Real       CPU 
[12/15 03:06:25    108s] (I)      --------------------------------------------------------------------------
[12/15 03:06:25    108s] (I)        0  Early Global Route kernel                100.00%  0.37 sec  0.73 sec 
[12/15 03:06:25    108s] (I)        1  Global Routing                            37.22%  0.14 sec  0.29 sec 
[12/15 03:06:25    108s] (I)        1  Export                                    27.81%  0.10 sec  0.16 sec 
[12/15 03:06:25    108s] (I)        1  Import and model                          21.18%  0.08 sec  0.09 sec 
[12/15 03:06:25    108s] (I)        1  Track Assignment (8T)                      8.76%  0.03 sec  0.18 sec 
[12/15 03:06:25    108s] (I)        1  Export cong map                            3.38%  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)        1  Extract Global 3D Wires                    0.88%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        1  Postprocess design                         0.10%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        2  Net group 1                               33.71%  0.13 sec  0.28 sec 
[12/15 03:06:25    108s] (I)        2  Update timing                             18.31%  0.07 sec  0.07 sec 
[12/15 03:06:25    108s] (I)        2  Create route DB                           11.81%  0.04 sec  0.05 sec 
[12/15 03:06:25    108s] (I)        2  Track Assignment Kernel                    8.32%  0.03 sec  0.18 sec 
[12/15 03:06:25    108s] (I)        2  Create place DB                            7.14%  0.03 sec  0.03 sec 
[12/15 03:06:25    108s] (I)        2  Export DB wires                            3.72%  0.01 sec  0.05 sec 
[12/15 03:06:25    108s] (I)        2  Report wirelength                          3.61%  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)        2  Create route kernel                        1.58%  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)        2  Initialization                             1.46%  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)        2  Update net boxes                           1.15%  0.00 sec  0.02 sec 
[12/15 03:06:25    108s] (I)        2  Export 2D cong map                         0.68%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        2  Read aux data                              0.20%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        2  Others data preparation                    0.00%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        3  Import route data (8T)                    11.74%  0.04 sec  0.05 sec 
[12/15 03:06:25    108s] (I)        3  Phase 1l                                  11.54%  0.04 sec  0.12 sec 
[12/15 03:06:25    108s] (I)        3  Import place data                          7.11%  0.03 sec  0.03 sec 
[12/15 03:06:25    108s] (I)        3  Phase 1a                                   7.03%  0.03 sec  0.06 sec 
[12/15 03:06:25    108s] (I)        3  Phase 1b                                   6.25%  0.02 sec  0.05 sec 
[12/15 03:06:25    108s] (I)        3  Export all nets (8T)                       2.84%  0.01 sec  0.04 sec 
[12/15 03:06:25    108s] (I)        3  Generate topology (8T)                     2.14%  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)        3  Phase 1c                                   1.79%  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)        3  Phase 1d                                   1.28%  0.00 sec  0.01 sec 
[12/15 03:06:25    108s] (I)        3  Phase 1e                                   0.61%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        3  Set wire vias (8T)                         0.48%  0.00 sec  0.01 sec 
[12/15 03:06:25    108s] (I)        4  Layer assignment (8T)                     10.25%  0.04 sec  0.12 sec 
[12/15 03:06:25    108s] (I)        4  Model blockage capacity                    7.10%  0.03 sec  0.03 sec 
[12/15 03:06:25    108s] (I)        4  Read nets                                  4.87%  0.02 sec  0.02 sec 
[12/15 03:06:25    108s] (I)        4  Pattern routing (8T)                       4.81%  0.02 sec  0.05 sec 
[12/15 03:06:25    108s] (I)        4  Monotonic routing (8T)                     4.17%  0.02 sec  0.05 sec 
[12/15 03:06:25    108s] (I)        4  Read blockages ( Layer 2-5 )               2.18%  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)        4  Read instances and placement               2.07%  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)        4  Two level Routing                          1.76%  0.01 sec  0.01 sec 
[12/15 03:06:25    108s] (I)        4  Pattern Routing Avoiding Blockages         1.29%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        4  Detoured routing (8T)                      1.24%  0.00 sec  0.01 sec 
[12/15 03:06:25    108s] (I)        4  Add via demand to 2D                       0.76%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        4  Read prerouted                             0.60%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        4  Route legalization                         0.47%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        4  Initialize 3D grid graph                   0.24%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        5  Initialize 3D capacity                     6.64%  0.02 sec  0.02 sec 
[12/15 03:06:25    108s] (I)        5  Read instance blockages                    1.29%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        5  Two Level Routing (Regular)                1.19%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        5  Read PG blockages                          0.69%  0.00 sec  0.01 sec 
[12/15 03:06:25    108s] (I)        5  Legalize Blockage Violations               0.40%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        5  Two Level Routing (Strong)                 0.19%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.12%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        5  Legalize Reach Aware Violations            0.03%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        5  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        5  Read clock blockages                       0.01%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        5  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] (I)        6  Allocate memory for PG via list            0.05%  0.00 sec  0.00 sec 
[12/15 03:06:25    108s] Running post-eGR process
[12/15 03:06:25    108s] Extraction called for design 'fpga_top' of instances=11578 and nets=14320 using extraction engine 'preRoute' .
[12/15 03:06:25    108s] PreRoute RC Extraction called for design fpga_top.
[12/15 03:06:25    108s] RC Extraction called in multi-corner(1) mode.
[12/15 03:06:25    108s] RCMode: PreRoute
[12/15 03:06:25    108s]       RC Corner Indexes            0   
[12/15 03:06:25    108s] Capacitance Scaling Factor   : 1.00000 
[12/15 03:06:25    108s] Resistance Scaling Factor    : 1.00000 
[12/15 03:06:25    108s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 03:06:25    108s] Clock Res. Scaling Factor    : 1.00000 
[12/15 03:06:25    108s] Shrink Factor                : 1.00000
[12/15 03:06:25    108s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 03:06:25    108s] Using Quantus QRC technology file ...
[12/15 03:06:25    108s] eee: Trim Metal Layers: { }
[12/15 03:06:25    108s] eee: RC Grid Memory allocated=91260
[12/15 03:06:25    108s] eee: LayerId=1 widthSet size=1
[12/15 03:06:25    108s] eee: LayerId=2 widthSet size=1
[12/15 03:06:25    108s] eee: LayerId=3 widthSet size=1
[12/15 03:06:25    108s] eee: LayerId=4 widthSet size=1
[12/15 03:06:25    108s] eee: LayerId=5 widthSet size=1
[12/15 03:06:25    108s] eee: Total RC Grid memory=91260
[12/15 03:06:25    108s] Updating RC grid for preRoute extraction ...
[12/15 03:06:25    108s] eee: Metal Layers Info:
[12/15 03:06:25    108s] eee: L: met1 met2 met3 met4 met5
[12/15 03:06:25    108s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/15 03:06:25    108s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/15 03:06:25    108s] eee: pegSigSF=1.070000
[12/15 03:06:25    108s] Initializing multi-corner resistance tables ...
[12/15 03:06:25    108s] eee: l=1 avDens=0.103405 usedTrk=2434.554593 availTrk=23543.811271 sigTrk=2434.554593
[12/15 03:06:25    108s] eee: l=2 avDens=0.115281 usedTrk=4483.579479 availTrk=38892.566836 sigTrk=4483.579479
[12/15 03:06:25    108s] eee: l=3 avDens=0.159532 usedTrk=4532.174875 availTrk=28409.176250 sigTrk=4532.174875
[12/15 03:06:25    108s] eee: l=4 avDens=0.063285 usedTrk=1648.911107 availTrk=26055.480676 sigTrk=1648.911107
[12/15 03:06:25    108s] eee: l=5 avDens=0.177376 usedTrk=921.461545 availTrk=5194.958600 sigTrk=921.461545
[12/15 03:06:25    108s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:06:25    108s] eee: LAM-FP: thresh=1 ; dimX=3363.760870 ; dimY=3399.271739 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/15 03:06:25    108s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.305094 uaWl=1.000000 uaWlH=0.138600 aWlH=0.000000 lMod=0 pMax=0.841300 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/15 03:06:25    108s] eee: NetCapCache creation started. (Current Mem: 3678.051M) 
[12/15 03:06:25    108s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3678.051M) 
[12/15 03:06:25    108s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3678.051M)
[12/15 03:06:25    108s] Cell fpga_top LLGs are deleted
[12/15 03:06:25    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:25    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:25    108s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3678.1M, EPOCH TIME: 1734228385.611544
[12/15 03:06:25    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:25    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:25    108s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3678.1M, EPOCH TIME: 1734228385.611810
[12/15 03:06:25    108s] Max number of tech site patterns supported in site array is 256.
[12/15 03:06:25    108s] Core basic site is CoreSite
[12/15 03:06:25    108s] After signature check, allow fast init is true, keep pre-filter is true.
[12/15 03:06:25    108s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/15 03:06:25    108s] Fast DP-INIT is on for default
[12/15 03:06:25    108s] Atter site array init, number of instance map data is 0.
[12/15 03:06:25    108s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.011, REAL:0.005, MEM:3678.1M, EPOCH TIME: 1734228385.617275
[12/15 03:06:25    108s] 
[12/15 03:06:25    108s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:25    108s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.008, MEM:3678.1M, EPOCH TIME: 1734228385.619148
[12/15 03:06:25    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:25    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:25    108s] Starting delay calculation for Setup views
[12/15 03:06:25    108s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 03:06:25    108s] #################################################################################
[12/15 03:06:25    108s] # Design Stage: PreRoute
[12/15 03:06:25    108s] # Design Name: fpga_top
[12/15 03:06:25    108s] # Design Mode: 130nm
[12/15 03:06:25    108s] # Analysis Mode: MMMC Non-OCV 
[12/15 03:06:25    108s] # Parasitics Mode: No SPEF/RCDB 
[12/15 03:06:25    108s] # Signoff Settings: SI Off 
[12/15 03:06:25    108s] #################################################################################
[12/15 03:06:25    109s] Topological Sorting (REAL = 0:00:00.0, MEM = 3705.9M, InitMEM = 3705.9M)
[12/15 03:06:25    109s] Calculate delays in BcWc mode...
[12/15 03:06:25    109s] Start delay calculation (fullDC) (8 T). (MEM=3713.45)
[12/15 03:06:25    109s] End AAE Lib Interpolated Model. (MEM=3724.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:06:26    111s] Total number of fetched objects 13883
[12/15 03:06:26    111s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:06:26    111s] End delay calculation. (MEM=4144.53 CPU=0:00:01.5 REAL=0:00:00.0)
[12/15 03:06:26    111s] End delay calculation (fullDC). (MEM=4144.53 CPU=0:00:01.8 REAL=0:00:01.0)
[12/15 03:06:26    111s] *** CDM Built up (cpu=0:00:02.4  real=0:00:01.0  mem= 4144.5M) ***
[12/15 03:06:26    112s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:01.0 totSessionCpu=0:01:52 mem=4144.5M)
[12/15 03:06:26    112s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.644  |
|           TNS (ns):|-169.915 |
|    Violating Paths:|   47    |
|          All Paths:|   49    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    289 (289)     |   -0.580   |    289 (289)     |
|   max_tran     |     90 (874)     |   -2.975   |     90 (874)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.288%
------------------------------------------------------------------

[12/15 03:06:26    112s] **optDesign ... cpu = 0:00:05, real = 0:00:16, mem = 2697.4M, totSessionCpu=0:01:52 **
[12/15 03:06:26    112s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.1/0:00:16.3 (0.3), totSession cpu/real = 0:01:52.1/0:05:18.4 (0.4), mem = 3731.5M
[12/15 03:06:26    112s] 
[12/15 03:06:26    112s] =============================================================================================
[12/15 03:06:26    112s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             22.33-s094_1
[12/15 03:06:26    112s] =============================================================================================
[12/15 03:06:26    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:26    112s] ---------------------------------------------------------------------------------------------
[12/15 03:06:26    112s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:26    112s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:03.5    3.3
[12/15 03:06:26    112s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    2.7
[12/15 03:06:26    112s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:26    112s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/15 03:06:26    112s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:26    112s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:26    112s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.1
[12/15 03:06:26    112s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.8    1.9
[12/15 03:06:26    112s] [ ExtractRC              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.3
[12/15 03:06:26    112s] [ FullDelayCalc          ]      1   0:00:00.7  (   4.1 % )     0:00:00.7 /  0:00:02.4    3.7
[12/15 03:06:26    112s] [ TimingUpdate           ]      1   0:00:00.3  (   2.1 % )     0:00:01.0 /  0:00:03.3    3.3
[12/15 03:06:26    112s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/15 03:06:26    112s] [ MISC                   ]          0:00:14.4  (  88.4 % )     0:00:14.4 /  0:00:00.3    0.0
[12/15 03:06:26    112s] ---------------------------------------------------------------------------------------------
[12/15 03:06:26    112s]  InitOpt #1 TOTAL                   0:00:16.3  ( 100.0 % )     0:00:16.3 /  0:00:05.1    0.3
[12/15 03:06:26    112s] ---------------------------------------------------------------------------------------------
[12/15 03:06:26    112s] 
[12/15 03:06:26    112s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/15 03:06:26    112s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/15 03:06:26    112s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:52 mem=3731.5M
[12/15 03:06:26    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:3731.5M, EPOCH TIME: 1734228386.681900
[12/15 03:06:26    112s] Processing tracks to init pin-track alignment.
[12/15 03:06:26    112s] z: 2, totalTracks: 1
[12/15 03:06:26    112s] z: 4, totalTracks: 1
[12/15 03:06:26    112s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:26    112s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3731.5M, EPOCH TIME: 1734228386.685952
[12/15 03:06:26    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:26    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:26    112s] 
[12/15 03:06:26    112s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:26    112s] OPERPROF:     Starting CMU at level 3, MEM:3731.5M, EPOCH TIME: 1734228386.689012
[12/15 03:06:26    112s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3731.5M, EPOCH TIME: 1734228386.689484
[12/15 03:06:26    112s] 
[12/15 03:06:26    112s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:26    112s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:3731.5M, EPOCH TIME: 1734228386.690251
[12/15 03:06:26    112s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3731.5M, EPOCH TIME: 1734228386.690276
[12/15 03:06:26    112s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3731.5M, EPOCH TIME: 1734228386.690402
[12/15 03:06:26    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3731.5MB).
[12/15 03:06:26    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3731.5M, EPOCH TIME: 1734228386.691419
[12/15 03:06:26    112s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=3731.5M
[12/15 03:06:26    112s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3731.5M, EPOCH TIME: 1734228386.701610
[12/15 03:06:26    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:26    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:26    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:26    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:26    112s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.021, REAL:0.007, MEM:3731.5M, EPOCH TIME: 1734228386.708679
[12/15 03:06:26    112s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/15 03:06:26    112s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:52 mem=3731.5M
[12/15 03:06:26    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:3731.5M, EPOCH TIME: 1734228386.708899
[12/15 03:06:26    112s] Processing tracks to init pin-track alignment.
[12/15 03:06:26    112s] z: 2, totalTracks: 1
[12/15 03:06:26    112s] z: 4, totalTracks: 1
[12/15 03:06:26    112s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:26    112s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3731.5M, EPOCH TIME: 1734228386.712711
[12/15 03:06:26    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:26    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:26    112s] 
[12/15 03:06:26    112s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:26    112s] OPERPROF:     Starting CMU at level 3, MEM:3731.5M, EPOCH TIME: 1734228386.715575
[12/15 03:06:26    112s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3731.5M, EPOCH TIME: 1734228386.716025
[12/15 03:06:26    112s] 
[12/15 03:06:26    112s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:26    112s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:3731.5M, EPOCH TIME: 1734228386.716793
[12/15 03:06:26    112s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3731.5M, EPOCH TIME: 1734228386.716820
[12/15 03:06:26    112s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3731.5M, EPOCH TIME: 1734228386.716931
[12/15 03:06:26    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3731.5MB).
[12/15 03:06:26    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3731.5M, EPOCH TIME: 1734228386.717928
[12/15 03:06:26    112s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=3731.5M
[12/15 03:06:26    112s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3731.5M, EPOCH TIME: 1734228386.727523
[12/15 03:06:26    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:26    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:26    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:26    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:26    112s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.019, REAL:0.005, MEM:3731.5M, EPOCH TIME: 1734228386.732631
[12/15 03:06:26    112s] *** Starting optimizing excluded clock nets MEM= 3731.5M) ***
[12/15 03:06:26    112s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3731.5M) ***
[12/15 03:06:26    112s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[12/15 03:06:26    112s] Begin: GigaOpt Route Type Constraints Refinement
[12/15 03:06:26    112s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:52.2/0:05:18.5 (0.4), mem = 3731.5M
[12/15 03:06:26    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.125374.1
[12/15 03:06:26    112s] ### Creating RouteCongInterface, started
[12/15 03:06:26    112s] 
[12/15 03:06:26    112s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/15 03:06:26    112s] 
[12/15 03:06:26    112s] #optDebug: {0, 1.000}
[12/15 03:06:26    112s] ### Creating RouteCongInterface, finished
[12/15 03:06:26    112s] Updated routing constraints on 0 nets.
[12/15 03:06:26    112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.125374.1
[12/15 03:06:26    112s] Bottom Preferred Layer:
[12/15 03:06:26    112s]     None
[12/15 03:06:26    112s] Via Pillar Rule:
[12/15 03:06:26    112s]     None
[12/15 03:06:26    112s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.9), totSession cpu/real = 0:01:52.3/0:05:18.5 (0.4), mem = 3731.5M
[12/15 03:06:26    112s] 
[12/15 03:06:26    112s] =============================================================================================
[12/15 03:06:26    112s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 22.33-s094_1
[12/15 03:06:26    112s] =============================================================================================
[12/15 03:06:26    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:26    112s] ---------------------------------------------------------------------------------------------
[12/15 03:06:26    112s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  56.5 % )     0:00:00.0 /  0:00:00.0    1.6
[12/15 03:06:26    112s] [ MISC                   ]          0:00:00.0  (  43.5 % )     0:00:00.0 /  0:00:00.0    2.1
[12/15 03:06:26    112s] ---------------------------------------------------------------------------------------------
[12/15 03:06:26    112s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.9
[12/15 03:06:26    112s] ---------------------------------------------------------------------------------------------
[12/15 03:06:26    112s] 
[12/15 03:06:26    112s] End: GigaOpt Route Type Constraints Refinement
[12/15 03:06:26    112s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/15 03:06:27    113s] The useful skew maximum allowed delay is: 0.3
[12/15 03:06:27    114s] Deleting Lib Analyzer.
[12/15 03:06:27    114s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:54.3/0:05:19.2 (0.4), mem = 3703.5M
[12/15 03:06:27    114s] Info: 44 io nets excluded
[12/15 03:06:27    114s] Info: 2 clock nets excluded from IPO operation.
[12/15 03:06:27    114s] ### Creating LA Mngr. totSessionCpu=0:01:54 mem=3703.5M
[12/15 03:06:27    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:54 mem=3703.5M
[12/15 03:06:27    114s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/15 03:06:27    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.125374.2
[12/15 03:06:27    114s] 
[12/15 03:06:27    114s] Creating Lib Analyzer ...
[12/15 03:06:27    114s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/15 03:06:27    114s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/15 03:06:27    114s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/15 03:06:27    114s] 
[12/15 03:06:27    114s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:06:27    114s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:55 mem=3735.5M
[12/15 03:06:27    114s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:55 mem=3735.5M
[12/15 03:06:27    114s] Creating Lib Analyzer, finished. 
[12/15 03:06:27    114s] 
[12/15 03:06:27    114s] Active Setup views: VIEW_SETUP 
[12/15 03:06:27    114s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3735.5M, EPOCH TIME: 1734228387.681074
[12/15 03:06:27    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:27    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:27    114s] 
[12/15 03:06:27    114s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:27    114s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:3735.5M, EPOCH TIME: 1734228387.684938
[12/15 03:06:27    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:27    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:27    114s] [oiPhyDebug] optDemand 1663008809200.00, spDemand 170144809200.00.
[12/15 03:06:27    114s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11578
[12/15 03:06:27    114s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/15 03:06:27    114s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:55 mem=3735.5M
[12/15 03:06:27    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:3735.5M, EPOCH TIME: 1734228387.687653
[12/15 03:06:27    114s] Processing tracks to init pin-track alignment.
[12/15 03:06:27    114s] z: 2, totalTracks: 1
[12/15 03:06:27    114s] z: 4, totalTracks: 1
[12/15 03:06:27    114s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:27    114s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3735.5M, EPOCH TIME: 1734228387.691326
[12/15 03:06:27    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:27    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:27    114s] 
[12/15 03:06:27    114s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:27    114s] OPERPROF:     Starting CMU at level 3, MEM:3735.5M, EPOCH TIME: 1734228387.694135
[12/15 03:06:27    114s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3735.5M, EPOCH TIME: 1734228387.694602
[12/15 03:06:27    114s] 
[12/15 03:06:27    114s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:27    114s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:3735.5M, EPOCH TIME: 1734228387.695396
[12/15 03:06:27    114s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3735.5M, EPOCH TIME: 1734228387.695420
[12/15 03:06:27    114s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3735.5M, EPOCH TIME: 1734228387.695537
[12/15 03:06:27    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3735.5MB).
[12/15 03:06:27    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3735.5M, EPOCH TIME: 1734228387.696531
[12/15 03:06:27    114s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:27    114s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11578
[12/15 03:06:27    114s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:55 mem=3735.5M
[12/15 03:06:27    114s] 
[12/15 03:06:27    114s] Footprint cell information for calculating maxBufDist
[12/15 03:06:27    114s] *info: There are 7 candidate Buffer cells
[12/15 03:06:27    114s] *info: There are 9 candidate Inverter cells
[12/15 03:06:27    114s] 
[12/15 03:06:27    114s] #optDebug: Start CG creation (mem=3735.5M)
[12/15 03:06:27    114s]  ...initializing CG ToF 2100.2990um
[12/15 03:06:27    114s] (cpu=0:00:00.2, mem=3782.4M)
[12/15 03:06:27    114s]  ...processing cgPrt (cpu=0:00:00.2, mem=3782.4M)
[12/15 03:06:27    114s]  ...processing cgEgp (cpu=0:00:00.2, mem=3782.4M)
[12/15 03:06:27    114s]  ...processing cgPbk (cpu=0:00:00.2, mem=3782.4M)
[12/15 03:06:27    114s]  ...processing cgNrb(cpu=0:00:00.2, mem=3782.4M)
[12/15 03:06:27    114s]  ...processing cgObs (cpu=0:00:00.2, mem=3782.4M)
[12/15 03:06:27    114s]  ...processing cgCon (cpu=0:00:00.2, mem=3782.4M)
[12/15 03:06:27    114s]  ...processing cgPdm (cpu=0:00:00.2, mem=3782.4M)
[12/15 03:06:27    114s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3782.4M)
[12/15 03:06:27    114s] ### Creating RouteCongInterface, started
[12/15 03:06:27    114s] 
[12/15 03:06:27    114s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/15 03:06:27    114s] 
[12/15 03:06:27    114s] #optDebug: {0, 1.000}
[12/15 03:06:27    114s] ### Creating RouteCongInterface, finished
[12/15 03:06:27    114s] {MG  {4 0 40.9 0.699174} }
[12/15 03:06:27    114s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4143.0M, EPOCH TIME: 1734228387.995461
[12/15 03:06:27    114s] Found 0 hard placement blockage before merging.
[12/15 03:06:27    114s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4143.0M, EPOCH TIME: 1734228387.995572
[12/15 03:06:28    114s] 
[12/15 03:06:28    114s] Netlist preparation processing... 
[12/15 03:06:28    114s] Removed 0 instance
[12/15 03:06:28    114s] *info: Marking 0 isolation instances dont touch
[12/15 03:06:28    114s] *info: Marking 0 level shifter instances dont touch
[12/15 03:06:28    115s] Deleting 0 temporary hard placement blockage(s).
[12/15 03:06:28    115s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11578
[12/15 03:06:28    115s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4400.3M, EPOCH TIME: 1734228388.047462
[12/15 03:06:28    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11526).
[12/15 03:06:28    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:28    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:28    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:28    115s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.024, REAL:0.009, MEM:3750.3M, EPOCH TIME: 1734228388.056116
[12/15 03:06:28    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.125374.2
[12/15 03:06:28    115s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.6 (1.2), totSession cpu/real = 0:01:55.1/0:05:19.8 (0.4), mem = 3750.3M
[12/15 03:06:28    115s] 
[12/15 03:06:28    115s] =============================================================================================
[12/15 03:06:28    115s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     22.33-s094_1
[12/15 03:06:28    115s] =============================================================================================
[12/15 03:06:28    115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:28    115s] ---------------------------------------------------------------------------------------------
[12/15 03:06:28    115s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  27.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 03:06:28    115s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:28    115s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    2.0
[12/15 03:06:28    115s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/15 03:06:28    115s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.6
[12/15 03:06:28    115s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  39.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 03:06:28    115s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    4.4
[12/15 03:06:28    115s] [ IncrDelayCalc          ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    6.1
[12/15 03:06:28    115s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:28    115s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:28    115s] [ MISC                   ]          0:00:00.1  (  18.0 % )     0:00:00.1 /  0:00:00.2    1.3
[12/15 03:06:28    115s] ---------------------------------------------------------------------------------------------
[12/15 03:06:28    115s]  SimplifyNetlist #1 TOTAL           0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.8    1.2
[12/15 03:06:28    115s] ---------------------------------------------------------------------------------------------
[12/15 03:06:28    115s] 
[12/15 03:06:28    115s] Running new flow changes for HFN
[12/15 03:06:28    115s] Begin: GigaOpt high fanout net optimization
[12/15 03:06:28    115s] GigaOpt HFN: use maxLocalDensity 1.2
[12/15 03:06:28    115s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/15 03:06:28    115s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:55.1/0:05:19.8 (0.4), mem = 3750.3M
[12/15 03:06:28    115s] Info: 44 io nets excluded
[12/15 03:06:28    115s] Info: 2 clock nets excluded from IPO operation.
[12/15 03:06:28    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.125374.3
[12/15 03:06:28    115s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/15 03:06:28    115s] 
[12/15 03:06:28    115s] Active Setup views: VIEW_SETUP 
[12/15 03:06:28    115s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3750.3M, EPOCH TIME: 1734228388.119978
[12/15 03:06:28    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:28    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:28    115s] 
[12/15 03:06:28    115s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:28    115s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:3750.3M, EPOCH TIME: 1734228388.123811
[12/15 03:06:28    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:28    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:28    115s] [oiPhyDebug] optDemand 1663008809200.00, spDemand 170144809200.00.
[12/15 03:06:28    115s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11578
[12/15 03:06:28    115s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/15 03:06:28    115s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:55 mem=3750.3M
[12/15 03:06:28    115s] OPERPROF: Starting DPlace-Init at level 1, MEM:3750.3M, EPOCH TIME: 1734228388.126297
[12/15 03:06:28    115s] Processing tracks to init pin-track alignment.
[12/15 03:06:28    115s] z: 2, totalTracks: 1
[12/15 03:06:28    115s] z: 4, totalTracks: 1
[12/15 03:06:28    115s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:28    115s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3750.3M, EPOCH TIME: 1734228388.129859
[12/15 03:06:28    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:28    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:28    115s] 
[12/15 03:06:28    115s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:28    115s] OPERPROF:     Starting CMU at level 3, MEM:3750.3M, EPOCH TIME: 1734228388.132537
[12/15 03:06:28    115s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3750.3M, EPOCH TIME: 1734228388.132987
[12/15 03:06:28    115s] 
[12/15 03:06:28    115s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:28    115s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:3750.3M, EPOCH TIME: 1734228388.133747
[12/15 03:06:28    115s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3750.3M, EPOCH TIME: 1734228388.133771
[12/15 03:06:28    115s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3750.3M, EPOCH TIME: 1734228388.133891
[12/15 03:06:28    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3750.3MB).
[12/15 03:06:28    115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:3750.3M, EPOCH TIME: 1734228388.134879
[12/15 03:06:28    115s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:28    115s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11578
[12/15 03:06:28    115s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:55 mem=3750.3M
[12/15 03:06:28    115s] ### Creating RouteCongInterface, started
[12/15 03:06:28    115s] 
[12/15 03:06:28    115s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/15 03:06:28    115s] 
[12/15 03:06:28    115s] #optDebug: {0, 1.000}
[12/15 03:06:28    115s] ### Creating RouteCongInterface, finished
[12/15 03:06:28    115s] {MG  {4 0 40.9 0.699174} }
[12/15 03:06:28    115s] AoF 2314.0780um
[12/15 03:06:28    115s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[12/15 03:06:28    115s] [GPS-DRV] Optimizer inputs ============================= 
[12/15 03:06:28    115s] [GPS-DRV] drvFixingStage: Large Scale
[12/15 03:06:28    115s] [GPS-DRV] costLowerBound: 0.1
[12/15 03:06:28    115s] [GPS-DRV] setupTNSCost  : 0
[12/15 03:06:28    115s] [GPS-DRV] maxIter       : 1
[12/15 03:06:28    115s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[12/15 03:06:28    115s] [GPS-DRV] Optimizer parameters ============================= 
[12/15 03:06:28    115s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/15 03:06:28    115s] [GPS-DRV] maxDensity (design): 0.95
[12/15 03:06:28    115s] [GPS-DRV] maxLocalDensity: 1.2
[12/15 03:06:28    115s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[12/15 03:06:28    115s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[12/15 03:06:28    115s] [GPS-DRV] All active and enabled setup views
[12/15 03:06:28    115s] [GPS-DRV]     VIEW_SETUP
[12/15 03:06:28    115s] [GPS-DRV] maxTran off
[12/15 03:06:28    115s] [GPS-DRV] maxCap off
[12/15 03:06:28    115s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/15 03:06:28    115s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/15 03:06:28    115s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/15 03:06:28    115s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4140.0M, EPOCH TIME: 1734228388.364651
[12/15 03:06:28    115s] Found 0 hard placement blockage before merging.
[12/15 03:06:28    115s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4140.0M, EPOCH TIME: 1734228388.364741
[12/15 03:06:28    115s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[12/15 03:06:28    115s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/15 03:06:28    115s] +---------+---------+--------+--------+------------+--------+
[12/15 03:06:28    115s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/15 03:06:28    115s] +---------+---------+--------+--------+------------+--------+
[12/15 03:06:28    115s] |   48.29%|        -|   0.000|   0.000|   0:00:00.0| 4140.0M|
[12/15 03:06:28    115s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[12/15 03:06:28    116s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 03:06:28    116s] |   48.63%|       58|   0.000|   0.000|   0:00:00.0| 4361.9M|
[12/15 03:06:28    116s] +---------+---------+--------+--------+------------+--------+
[12/15 03:06:28    116s] 
[12/15 03:06:28    116s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=4361.9M) ***
[12/15 03:06:28    116s] Bottom Preferred Layer:
[12/15 03:06:28    116s]     None
[12/15 03:06:28    116s] Via Pillar Rule:
[12/15 03:06:28    116s]     None
[12/15 03:06:28    116s] Deleting 0 temporary hard placement blockage(s).
[12/15 03:06:28    116s] Total-nets :: 11712, Stn-nets :: 104, ratio :: 0.887978 %, Total-len 436269, Stn-len 34726.6
[12/15 03:06:28    116s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11636
[12/15 03:06:28    116s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4233.9M, EPOCH TIME: 1734228388.739256
[12/15 03:06:28    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11584).
[12/15 03:06:28    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:28    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:28    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:28    116s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.025, REAL:0.008, MEM:3815.9M, EPOCH TIME: 1734228388.747382
[12/15 03:06:28    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.125374.3
[12/15 03:06:28    116s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:00.7 (1.9), totSession cpu/real = 0:01:56.4/0:05:20.5 (0.4), mem = 3815.9M
[12/15 03:06:28    116s] 
[12/15 03:06:28    116s] =============================================================================================
[12/15 03:06:28    116s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              22.33-s094_1
[12/15 03:06:28    116s] =============================================================================================
[12/15 03:06:28    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:28    116s] ---------------------------------------------------------------------------------------------
[12/15 03:06:28    116s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/15 03:06:28    116s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:28    116s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.1    2.0
[12/15 03:06:28    116s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/15 03:06:28    116s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/15 03:06:28    116s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:28    116s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.7    2.3
[12/15 03:06:28    116s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.7    2.3
[12/15 03:06:28    116s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:28    116s] [ OptEval                ]      1   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    1.9
[12/15 03:06:28    116s] [ OptCommit              ]      1   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.1    1.2
[12/15 03:06:28    116s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   4.6 % )     0:00:00.1 /  0:00:00.3    4.3
[12/15 03:06:28    116s] [ IncrDelayCalc          ]      5   0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.3    6.6
[12/15 03:06:28    116s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:28    116s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:28    116s] [ IncrTimingUpdate       ]      1   0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.1    1.6
[12/15 03:06:28    116s] [ MISC                   ]          0:00:00.3  (  38.8 % )     0:00:00.3 /  0:00:00.5    1.8
[12/15 03:06:28    116s] ---------------------------------------------------------------------------------------------
[12/15 03:06:28    116s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.3    1.9
[12/15 03:06:28    116s] ---------------------------------------------------------------------------------------------
[12/15 03:06:28    116s] 
[12/15 03:06:28    116s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/15 03:06:28    116s] End: GigaOpt high fanout net optimization
[12/15 03:06:28    116s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 03:06:28    116s] Deleting Lib Analyzer.
[12/15 03:06:28    116s] Begin: GigaOpt DRV Optimization
[12/15 03:06:28    116s] Begin: Processing multi-driver nets
[12/15 03:06:28    116s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:56.5/0:05:20.6 (0.4), mem = 3815.9M
[12/15 03:06:28    116s] Info: 44 io nets excluded
[12/15 03:06:28    116s] Info: 2 clock nets excluded from IPO operation.
[12/15 03:06:28    116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.125374.4
[12/15 03:06:28    116s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/15 03:06:28    116s] 
[12/15 03:06:28    116s] Creating Lib Analyzer ...
[12/15 03:06:28    116s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/15 03:06:28    116s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/15 03:06:28    116s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/15 03:06:28    116s] 
[12/15 03:06:28    116s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:06:28    116s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:57 mem=3815.9M
[12/15 03:06:28    116s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:57 mem=3815.9M
[12/15 03:06:28    116s] Creating Lib Analyzer, finished. 
[12/15 03:06:29    116s] 
[12/15 03:06:29    116s] Active Setup views: VIEW_SETUP 
[12/15 03:06:29    116s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3815.9M, EPOCH TIME: 1734228389.048250
[12/15 03:06:29    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    116s] 
[12/15 03:06:29    116s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:29    116s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:3815.9M, EPOCH TIME: 1734228389.052091
[12/15 03:06:29    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    116s] [oiPhyDebug] optDemand 1664223816400.00, spDemand 171359816400.00.
[12/15 03:06:29    116s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11636
[12/15 03:06:29    116s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/15 03:06:29    116s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:57 mem=3815.9M
[12/15 03:06:29    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:3815.9M, EPOCH TIME: 1734228389.054724
[12/15 03:06:29    116s] Processing tracks to init pin-track alignment.
[12/15 03:06:29    116s] z: 2, totalTracks: 1
[12/15 03:06:29    116s] z: 4, totalTracks: 1
[12/15 03:06:29    116s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:29    116s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3815.9M, EPOCH TIME: 1734228389.058352
[12/15 03:06:29    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    116s] 
[12/15 03:06:29    116s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:29    116s] OPERPROF:     Starting CMU at level 3, MEM:3815.9M, EPOCH TIME: 1734228389.061153
[12/15 03:06:29    116s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3815.9M, EPOCH TIME: 1734228389.061796
[12/15 03:06:29    116s] 
[12/15 03:06:29    116s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:29    116s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:3815.9M, EPOCH TIME: 1734228389.062572
[12/15 03:06:29    116s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3815.9M, EPOCH TIME: 1734228389.062597
[12/15 03:06:29    116s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3815.9M, EPOCH TIME: 1734228389.062710
[12/15 03:06:29    116s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3815.9MB).
[12/15 03:06:29    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3815.9M, EPOCH TIME: 1734228389.063700
[12/15 03:06:29    116s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:29    116s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11636
[12/15 03:06:29    116s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:57 mem=3815.9M
[12/15 03:06:29    116s] ### Creating RouteCongInterface, started
[12/15 03:06:29    116s] 
[12/15 03:06:29    116s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/15 03:06:29    116s] 
[12/15 03:06:29    116s] #optDebug: {0, 1.000}
[12/15 03:06:29    116s] ### Creating RouteCongInterface, finished
[12/15 03:06:29    116s] {MG  {4 0 40.9 0.699174} }
[12/15 03:06:29    117s] AoF 2314.0780um
[12/15 03:06:29    117s] Total-nets :: 11712, Stn-nets :: 104, ratio :: 0.887978 %, Total-len 436269, Stn-len 34726.6
[12/15 03:06:29    117s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11636
[12/15 03:06:29    117s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4077.6M, EPOCH TIME: 1734228389.280334
[12/15 03:06:29    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    117s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.006, MEM:3816.6M, EPOCH TIME: 1734228389.285909
[12/15 03:06:29    117s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.125374.4
[12/15 03:06:29    117s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.5 (1.5), totSession cpu/real = 0:01:57.2/0:05:21.0 (0.4), mem = 3816.6M
[12/15 03:06:29    117s] 
[12/15 03:06:29    117s] =============================================================================================
[12/15 03:06:29    117s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              22.33-s094_1
[12/15 03:06:29    117s] =============================================================================================
[12/15 03:06:29    117s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:29    117s] ---------------------------------------------------------------------------------------------
[12/15 03:06:29    117s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  33.6 % )     0:00:00.2 /  0:00:00.1    1.0
[12/15 03:06:29    117s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:29    117s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.1    2.3
[12/15 03:06:29    117s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.8
[12/15 03:06:29    117s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:29    117s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:29    117s] [ MISC                   ]          0:00:00.3  (  55.0 % )     0:00:00.3 /  0:00:00.4    1.7
[12/15 03:06:29    117s] ---------------------------------------------------------------------------------------------
[12/15 03:06:29    117s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.7    1.5
[12/15 03:06:29    117s] ---------------------------------------------------------------------------------------------
[12/15 03:06:29    117s] 
[12/15 03:06:29    117s] End: Processing multi-driver nets
[12/15 03:06:29    117s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/15 03:06:29    117s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:57.2/0:05:21.0 (0.4), mem = 3816.6M
[12/15 03:06:29    117s] Info: 44 io nets excluded
[12/15 03:06:29    117s] Info: 2 clock nets excluded from IPO operation.
[12/15 03:06:29    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.125374.5
[12/15 03:06:29    117s] 
[12/15 03:06:29    117s] Active Setup views: VIEW_SETUP 
[12/15 03:06:29    117s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3816.6M, EPOCH TIME: 1734228389.347202
[12/15 03:06:29    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    117s] 
[12/15 03:06:29    117s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:29    117s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:3816.6M, EPOCH TIME: 1734228389.351099
[12/15 03:06:29    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    117s] [oiPhyDebug] optDemand 1664223816400.00, spDemand 171359816400.00.
[12/15 03:06:29    117s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11636
[12/15 03:06:29    117s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/15 03:06:29    117s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:57 mem=3816.6M
[12/15 03:06:29    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:3816.6M, EPOCH TIME: 1734228389.353617
[12/15 03:06:29    117s] Processing tracks to init pin-track alignment.
[12/15 03:06:29    117s] z: 2, totalTracks: 1
[12/15 03:06:29    117s] z: 4, totalTracks: 1
[12/15 03:06:29    117s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:29    117s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3816.6M, EPOCH TIME: 1734228389.357231
[12/15 03:06:29    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:29    117s] 
[12/15 03:06:29    117s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:29    117s] OPERPROF:     Starting CMU at level 3, MEM:3816.6M, EPOCH TIME: 1734228389.359956
[12/15 03:06:29    117s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3816.6M, EPOCH TIME: 1734228389.360472
[12/15 03:06:29    117s] 
[12/15 03:06:29    117s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:29    117s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:3816.6M, EPOCH TIME: 1734228389.361273
[12/15 03:06:29    117s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3816.6M, EPOCH TIME: 1734228389.361294
[12/15 03:06:29    117s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3816.6M, EPOCH TIME: 1734228389.361426
[12/15 03:06:29    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3816.6MB).
[12/15 03:06:29    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3816.6M, EPOCH TIME: 1734228389.362430
[12/15 03:06:29    117s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:29    117s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11636
[12/15 03:06:29    117s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:57 mem=3816.6M
[12/15 03:06:29    117s] ### Creating RouteCongInterface, started
[12/15 03:06:29    117s] 
[12/15 03:06:29    117s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/15 03:06:29    117s] 
[12/15 03:06:29    117s] #optDebug: {0, 1.000}
[12/15 03:06:29    117s] ### Creating RouteCongInterface, finished
[12/15 03:06:29    117s] {MG  {4 0 40.9 0.699174} }
[12/15 03:06:29    117s] [GPS-DRV] Optimizer inputs ============================= 
[12/15 03:06:29    117s] [GPS-DRV] drvFixingStage: Large Scale
[12/15 03:06:29    117s] [GPS-DRV] costLowerBound: 0.1
[12/15 03:06:29    117s] [GPS-DRV] setupTNSCost  : 0
[12/15 03:06:29    117s] [GPS-DRV] maxIter       : 2
[12/15 03:06:29    117s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[12/15 03:06:29    117s] [GPS-DRV] Optimizer parameters ============================= 
[12/15 03:06:29    117s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/15 03:06:29    117s] [GPS-DRV] maxDensity (design): 0.95
[12/15 03:06:29    117s] [GPS-DRV] maxLocalDensity: 1.2
[12/15 03:06:29    117s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[12/15 03:06:29    117s] [GPS-DRV] Dflt RT Characteristic Length 1605.91um AoF 2314.08um x 1
[12/15 03:06:29    117s] [GPS-DRV] All active and enabled setup views
[12/15 03:06:29    117s] [GPS-DRV]     VIEW_SETUP
[12/15 03:06:29    117s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/15 03:06:29    117s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/15 03:06:29    117s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/15 03:06:29    117s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/15 03:06:29    117s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/15 03:06:29    117s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4206.3M, EPOCH TIME: 1734228389.527022
[12/15 03:06:29    117s] Found 0 hard placement blockage before merging.
[12/15 03:06:29    117s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4206.3M, EPOCH TIME: 1734228389.527125
[12/15 03:06:29    117s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[12/15 03:06:29    117s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/15 03:06:29    117s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 03:06:29    117s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/15 03:06:29    117s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 03:06:29    117s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/15 03:06:29    117s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 03:06:29    117s] Info: violation cost 8109.441895 (cap = 667.184204, tran = 7442.256836, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 03:06:29    117s] |   215|  2803|    -3.09|   357|   357|    -0.60|     0|     0|     0|     0|    -4.64|     0.00|       0|       0|       0| 48.63%|          |         |
[12/15 03:06:30    121s] Info: violation cost 1.036767 (cap = 0.559267, tran = 0.477500, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 03:06:30    121s] |     3|     3|    -0.11|     3|     3|    -0.03|     0|     0|     0|     0|    -3.87|     0.00|     453|      16|     107| 50.69%| 0:00:01.0|  4461.4M|
[12/15 03:06:30    121s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 03:06:30    121s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.87|     0.00|       0|       0|       3| 50.69%| 0:00:00.0|  4461.4M|
[12/15 03:06:30    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 03:06:30    121s] Bottom Preferred Layer:
[12/15 03:06:30    121s]     None
[12/15 03:06:30    121s] Via Pillar Rule:
[12/15 03:06:30    121s]     None
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s] *** Finish DRV Fixing (cpu=0:00:03.8 real=0:00:01.0 mem=4461.4M) ***
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s] Deleting 0 temporary hard placement blockage(s).
[12/15 03:06:30    121s] Total-nets :: 12181, Stn-nets :: 172, ratio :: 1.41204 %, Total-len 436522, Stn-len 35329.5
[12/15 03:06:30    121s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12105
[12/15 03:06:30    121s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4333.4M, EPOCH TIME: 1734228390.605782
[12/15 03:06:30    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12053).
[12/15 03:06:30    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:30    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:30    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:30    121s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.024, REAL:0.009, MEM:3912.4M, EPOCH TIME: 1734228390.614408
[12/15 03:06:30    121s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.125374.5
[12/15 03:06:30    121s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.3/0:00:01.3 (3.3), totSession cpu/real = 0:02:01.5/0:05:22.4 (0.4), mem = 3912.4M
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s] =============================================================================================
[12/15 03:06:30    121s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              22.33-s094_1
[12/15 03:06:30    121s] =============================================================================================
[12/15 03:06:30    121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:30    121s] ---------------------------------------------------------------------------------------------
[12/15 03:06:30    121s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/15 03:06:30    121s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:30    121s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    2.0
[12/15 03:06:30    121s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/15 03:06:30    121s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.9
[12/15 03:06:30    121s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:30    121s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:03.8    3.8
[12/15 03:06:30    121s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:01.0 /  0:00:03.6    3.7
[12/15 03:06:30    121s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:30    121s] [ OptEval                ]      3   0:00:00.2  (  12.7 % )     0:00:00.2 /  0:00:01.3    7.8
[12/15 03:06:30    121s] [ OptCommit              ]      3   0:00:00.2  (  16.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 03:06:30    121s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   7.7 % )     0:00:00.3 /  0:00:01.4    4.6
[12/15 03:06:30    121s] [ IncrDelayCalc          ]     24   0:00:00.2  (  14.8 % )     0:00:00.2 /  0:00:01.3    6.6
[12/15 03:06:30    121s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    6.8
[12/15 03:06:30    121s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:30    121s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:30    121s] [ IncrTimingUpdate       ]      3   0:00:00.3  (  22.0 % )     0:00:00.3 /  0:00:00.7    2.4
[12/15 03:06:30    121s] [ MISC                   ]          0:00:00.2  (  15.4 % )     0:00:00.2 /  0:00:00.4    1.9
[12/15 03:06:30    121s] ---------------------------------------------------------------------------------------------
[12/15 03:06:30    121s]  DrvOpt #3 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:04.3    3.3
[12/15 03:06:30    121s] ---------------------------------------------------------------------------------------------
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s] End: GigaOpt DRV Optimization
[12/15 03:06:30    121s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/15 03:06:30    121s] **optDesign ... cpu = 0:00:14, real = 0:00:20, mem = 2779.1M, totSessionCpu=0:02:02 **
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s] Active setup views:
[12/15 03:06:30    121s]  VIEW_SETUP
[12/15 03:06:30    121s]   Dominating endpoints: 0
[12/15 03:06:30    121s]   Dominating TNS: -0.000
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 03:06:30    121s] Deleting Lib Analyzer.
[12/15 03:06:30    121s] Begin: GigaOpt Global Optimization
[12/15 03:06:30    121s] *info: use new DP (enabled)
[12/15 03:06:30    121s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/15 03:06:30    121s] Info: 44 io nets excluded
[12/15 03:06:30    121s] Info: 2 clock nets excluded from IPO operation.
[12/15 03:06:30    121s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:01.6/0:05:22.5 (0.4), mem = 4174.2M
[12/15 03:06:30    121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.125374.6
[12/15 03:06:30    121s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s] Creating Lib Analyzer ...
[12/15 03:06:30    121s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/15 03:06:30    121s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/15 03:06:30    121s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:06:30    121s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:02 mem=4174.2M
[12/15 03:06:30    121s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:02 mem=4174.2M
[12/15 03:06:30    121s] Creating Lib Analyzer, finished. 
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s] Active Setup views: VIEW_SETUP 
[12/15 03:06:30    121s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4174.2M, EPOCH TIME: 1734228390.907784
[12/15 03:06:30    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:30    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:30    121s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:4174.2M, EPOCH TIME: 1734228390.911637
[12/15 03:06:30    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:30    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:30    121s] [oiPhyDebug] optDemand 1671470058400.00, spDemand 178606058400.00.
[12/15 03:06:30    121s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12105
[12/15 03:06:30    121s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/15 03:06:30    121s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:02 mem=4174.2M
[12/15 03:06:30    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:4174.2M, EPOCH TIME: 1734228390.914203
[12/15 03:06:30    121s] Processing tracks to init pin-track alignment.
[12/15 03:06:30    121s] z: 2, totalTracks: 1
[12/15 03:06:30    121s] z: 4, totalTracks: 1
[12/15 03:06:30    121s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:30    121s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4174.2M, EPOCH TIME: 1734228390.917867
[12/15 03:06:30    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:30    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:30    121s] OPERPROF:     Starting CMU at level 3, MEM:4174.2M, EPOCH TIME: 1734228390.920563
[12/15 03:06:30    121s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:4174.2M, EPOCH TIME: 1734228390.921343
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:30    121s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.004, MEM:4174.2M, EPOCH TIME: 1734228390.922154
[12/15 03:06:30    121s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4174.2M, EPOCH TIME: 1734228390.922207
[12/15 03:06:30    121s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4174.2M, EPOCH TIME: 1734228390.922317
[12/15 03:06:30    121s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4174.2MB).
[12/15 03:06:30    121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.009, MEM:4174.2M, EPOCH TIME: 1734228390.923405
[12/15 03:06:30    121s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:30    121s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12105
[12/15 03:06:30    121s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:02 mem=4174.2M
[12/15 03:06:30    121s] ### Creating RouteCongInterface, started
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/15 03:06:30    121s] 
[12/15 03:06:30    121s] #optDebug: {0, 1.000}
[12/15 03:06:30    121s] ### Creating RouteCongInterface, finished
[12/15 03:06:30    121s] {MG  {4 0 40.9 0.699174} }
[12/15 03:06:31    122s] *info: 44 io nets excluded
[12/15 03:06:31    122s] *info: 2 clock nets excluded
[12/15 03:06:31    122s] *info: 43 multi-driver nets excluded.
[12/15 03:06:31    122s] *info: 850 no-driver nets excluded.
[12/15 03:06:31    122s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4331.2M, EPOCH TIME: 1734228391.129806
[12/15 03:06:31    122s] Found 0 hard placement blockage before merging.
[12/15 03:06:31    122s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4331.2M, EPOCH TIME: 1734228391.129944
[12/15 03:06:31    122s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/15 03:06:31    122s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/15 03:06:31    122s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/15 03:06:31    122s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/15 03:06:31    122s] |   0.000|   0.000|   50.69%|   0:00:00.0| 4331.2M|VIEW_SETUP|       NA| NA                                                 |
[12/15 03:06:31    122s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/15 03:06:31    122s] 
[12/15 03:06:31    122s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4331.2M) ***
[12/15 03:06:31    122s] 
[12/15 03:06:31    122s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4331.2M) ***
[12/15 03:06:31    122s] Deleting 0 temporary hard placement blockage(s).
[12/15 03:06:31    122s] Bottom Preferred Layer:
[12/15 03:06:31    122s]     None
[12/15 03:06:31    122s] Via Pillar Rule:
[12/15 03:06:31    122s]     None
[12/15 03:06:31    122s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/15 03:06:31    122s] Total-nets :: 12181, Stn-nets :: 172, ratio :: 1.41204 %, Total-len 436522, Stn-len 35329.5
[12/15 03:06:31    122s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12105
[12/15 03:06:31    122s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4203.2M, EPOCH TIME: 1734228391.234258
[12/15 03:06:31    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12053).
[12/15 03:06:31    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:31    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:31    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:31    122s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.010, MEM:3929.2M, EPOCH TIME: 1734228391.243916
[12/15 03:06:31    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.125374.6
[12/15 03:06:31    122s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.5 (1.2), totSession cpu/real = 0:02:02.3/0:05:23.0 (0.4), mem = 3929.2M
[12/15 03:06:31    122s] 
[12/15 03:06:31    122s] =============================================================================================
[12/15 03:06:31    122s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           22.33-s094_1
[12/15 03:06:31    122s] =============================================================================================
[12/15 03:06:31    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:31    122s] ---------------------------------------------------------------------------------------------
[12/15 03:06:31    122s] [ SlackTraversorInit     ]      1   0:00:00.0  (   8.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/15 03:06:31    122s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  28.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 03:06:31    122s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:31    122s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.1    2.2
[12/15 03:06:31    122s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.5
[12/15 03:06:31    122s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.4
[12/15 03:06:31    122s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:31    122s] [ TransformInit          ]      1   0:00:00.2  (  29.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 03:06:31    122s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:31    122s] [ MISC                   ]          0:00:00.1  (  20.0 % )     0:00:00.1 /  0:00:00.2    1.6
[12/15 03:06:31    122s] ---------------------------------------------------------------------------------------------
[12/15 03:06:31    122s]  GlobalOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.7    1.2
[12/15 03:06:31    122s] ---------------------------------------------------------------------------------------------
[12/15 03:06:31    122s] 
[12/15 03:06:31    122s] End: GigaOpt Global Optimization
[12/15 03:06:31    122s] *** Timing NOT met, worst failing slack is -3.870
[12/15 03:06:31    122s] *** Check timing (0:00:00.0)
[12/15 03:06:31    122s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 03:06:31    122s] Deleting Lib Analyzer.
[12/15 03:06:31    122s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[12/15 03:06:31    122s] Info: 44 io nets excluded
[12/15 03:06:31    122s] Info: 2 clock nets excluded from IPO operation.
[12/15 03:06:31    122s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=3929.2M
[12/15 03:06:31    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=3929.2M
[12/15 03:06:31    122s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/15 03:06:31    122s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4302.9M, EPOCH TIME: 1734228391.275227
[12/15 03:06:31    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:31    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:31    122s] 
[12/15 03:06:31    122s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:31    122s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:4302.9M, EPOCH TIME: 1734228391.279097
[12/15 03:06:31    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:31    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:31    122s] [oiPhyDebug] optDemand 1671470058400.00, spDemand 178606058400.00.
[12/15 03:06:31    122s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12105
[12/15 03:06:31    122s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/15 03:06:31    122s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:02 mem=4302.9M
[12/15 03:06:31    122s] OPERPROF: Starting DPlace-Init at level 1, MEM:4302.9M, EPOCH TIME: 1734228391.281536
[12/15 03:06:31    122s] Processing tracks to init pin-track alignment.
[12/15 03:06:31    122s] z: 2, totalTracks: 1
[12/15 03:06:31    122s] z: 4, totalTracks: 1
[12/15 03:06:31    122s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:31    122s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4302.9M, EPOCH TIME: 1734228391.285125
[12/15 03:06:31    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:31    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:31    122s] 
[12/15 03:06:31    122s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:31    122s] OPERPROF:     Starting CMU at level 3, MEM:4302.9M, EPOCH TIME: 1734228391.287785
[12/15 03:06:31    122s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4302.9M, EPOCH TIME: 1734228391.288263
[12/15 03:06:31    122s] 
[12/15 03:06:31    122s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:31    122s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4302.9M, EPOCH TIME: 1734228391.289051
[12/15 03:06:31    122s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4302.9M, EPOCH TIME: 1734228391.289075
[12/15 03:06:31    122s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4302.9M, EPOCH TIME: 1734228391.289199
[12/15 03:06:31    122s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4302.9MB).
[12/15 03:06:31    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:4302.9M, EPOCH TIME: 1734228391.290227
[12/15 03:06:31    122s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:31    122s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12105
[12/15 03:06:31    122s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:02 mem=4318.9M
[12/15 03:06:31    122s] Begin: Area Reclaim Optimization
[12/15 03:06:31    122s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:02.4/0:05:23.1 (0.4), mem = 4318.9M
[12/15 03:06:31    122s] 
[12/15 03:06:31    122s] Creating Lib Analyzer ...
[12/15 03:06:31    122s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/15 03:06:31    122s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/15 03:06:31    122s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/15 03:06:31    122s] 
[12/15 03:06:31    122s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:06:31    122s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:03 mem=4320.9M
[12/15 03:06:31    122s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:03 mem=4320.9M
[12/15 03:06:31    122s] Creating Lib Analyzer, finished. 
[12/15 03:06:31    122s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.125374.7
[12/15 03:06:31    122s] 
[12/15 03:06:31    122s] Active Setup views: VIEW_SETUP 
[12/15 03:06:31    122s] [LDM::Info] TotalInstCnt at InitDesignMc2: 12105
[12/15 03:06:31    122s] ### Creating RouteCongInterface, started
[12/15 03:06:31    122s] 
[12/15 03:06:31    122s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/15 03:06:31    122s] 
[12/15 03:06:31    122s] #optDebug: {0, 1.000}
[12/15 03:06:31    122s] ### Creating RouteCongInterface, finished
[12/15 03:06:31    122s] {MG  {4 0 40.9 0.699174} }
[12/15 03:06:31    122s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4320.9M, EPOCH TIME: 1734228391.541385
[12/15 03:06:31    122s] Found 0 hard placement blockage before merging.
[12/15 03:06:31    122s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4320.9M, EPOCH TIME: 1734228391.541496
[12/15 03:06:31    122s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.69
[12/15 03:06:31    122s] +---------+---------+--------+--------+------------+--------+
[12/15 03:06:31    122s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/15 03:06:31    122s] +---------+---------+--------+--------+------------+--------+
[12/15 03:06:31    122s] |   50.69%|        -|   0.000|   0.000|   0:00:00.0| 4320.9M|
[12/15 03:06:31    123s] |   50.64%|       22|   0.000|   0.000|   0:00:00.0| 4487.1M|
[12/15 03:06:31    123s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/15 03:06:31    123s] |   50.64%|        0|   0.000|   0.000|   0:00:00.0| 4487.1M|
[12/15 03:06:31    124s] |   50.59%|        8|   0.000|   0.000|   0:00:00.0| 4487.1M|
[12/15 03:06:32    124s] |   50.51%|       35|   0.000|   0.000|   0:00:01.0| 4488.1M|
[12/15 03:06:32    124s] |   50.51%|        0|   0.000|   0.000|   0:00:00.0| 4488.1M|
[12/15 03:06:32    124s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/15 03:06:32    124s] |   50.51%|        0|   0.000|   0.000|   0:00:00.0| 4488.1M|
[12/15 03:06:32    124s] +---------+---------+--------+--------+------------+--------+
[12/15 03:06:32    124s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.51
[12/15 03:06:32    124s] 
[12/15 03:06:32    124s] ** Summary: Restruct = 22 Buffer Deletion = 12 Declone = 2 Resize = 33 **
[12/15 03:06:32    124s] --------------------------------------------------------------
[12/15 03:06:32    124s] |                                   | Total     | Sequential |
[12/15 03:06:32    124s] --------------------------------------------------------------
[12/15 03:06:32    124s] | Num insts resized                 |      33  |       0    |
[12/15 03:06:32    124s] | Num insts undone                  |       2  |       0    |
[12/15 03:06:32    124s] | Num insts Downsized               |      33  |       0    |
[12/15 03:06:32    124s] | Num insts Samesized               |       0  |       0    |
[12/15 03:06:32    124s] | Num insts Upsized                 |       0  |       0    |
[12/15 03:06:32    124s] | Num multiple commits+uncommits    |       0  |       -    |
[12/15 03:06:32    124s] --------------------------------------------------------------
[12/15 03:06:32    124s] Bottom Preferred Layer:
[12/15 03:06:32    124s]     None
[12/15 03:06:32    124s] Via Pillar Rule:
[12/15 03:06:32    124s]     None
[12/15 03:06:32    124s] 
[12/15 03:06:32    124s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/15 03:06:32    124s] End: Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:01.0) **
[12/15 03:06:32    124s] Deleting 0 temporary hard placement blockage(s).
[12/15 03:06:32    124s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 12077
[12/15 03:06:32    124s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.125374.7
[12/15 03:06:32    124s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:00.9 (2.4), totSession cpu/real = 0:02:04.5/0:05:23.9 (0.4), mem = 4488.1M
[12/15 03:06:32    124s] 
[12/15 03:06:32    124s] =============================================================================================
[12/15 03:06:32    124s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             22.33-s094_1
[12/15 03:06:32    124s] =============================================================================================
[12/15 03:06:32    124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:32    124s] ---------------------------------------------------------------------------------------------
[12/15 03:06:32    124s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.1    1.2
[12/15 03:06:32    124s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  18.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 03:06:32    124s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:32    124s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/15 03:06:32    124s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.6
[12/15 03:06:32    124s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:32    124s] [ OptimizationStep       ]      1   0:00:00.1  (  13.8 % )     0:00:00.6 /  0:00:01.8    3.1
[12/15 03:06:32    124s] [ OptSingleIteration     ]      6   0:00:00.0  (   3.2 % )     0:00:00.5 /  0:00:01.7    3.7
[12/15 03:06:32    124s] [ OptGetWeight           ]    221   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:32    124s] [ OptEval                ]    221   0:00:00.2  (  21.0 % )     0:00:00.2 /  0:00:01.2    6.3
[12/15 03:06:32    124s] [ OptCommit              ]    221   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    2.1
[12/15 03:06:32    124s] [ PostCommitDelayUpdate  ]    222   0:00:00.0  (   2.2 % )     0:00:00.1 /  0:00:00.2    1.5
[12/15 03:06:32    124s] [ IncrDelayCalc          ]     62   0:00:00.1  (  14.8 % )     0:00:00.1 /  0:00:00.2    1.7
[12/15 03:06:32    124s] [ IncrTimingUpdate       ]     20   0:00:00.1  (   8.3 % )     0:00:00.1 /  0:00:00.2    3.2
[12/15 03:06:32    124s] [ MISC                   ]          0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.4
[12/15 03:06:32    124s] ---------------------------------------------------------------------------------------------
[12/15 03:06:32    124s]  AreaOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:02.1    2.4
[12/15 03:06:32    124s] ---------------------------------------------------------------------------------------------
[12/15 03:06:32    124s] 
[12/15 03:06:32    124s] Executing incremental physical updates
[12/15 03:06:32    124s] Executing incremental physical updates
[12/15 03:06:32    124s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12077
[12/15 03:06:32    124s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4360.1M, EPOCH TIME: 1734228392.188633
[12/15 03:06:32    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12025).
[12/15 03:06:32    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:32    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:32    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:32    124s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.025, REAL:0.010, MEM:3945.1M, EPOCH TIME: 1734228392.198169
[12/15 03:06:32    124s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=3945.07M, totSessionCpu=0:02:05).
[12/15 03:06:32    124s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3945.1M, EPOCH TIME: 1734228392.284474
[12/15 03:06:32    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:32    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:32    124s] 
[12/15 03:06:32    124s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:32    124s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:3945.1M, EPOCH TIME: 1734228392.288347
[12/15 03:06:32    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:32    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:32    124s] **INFO: Flow update: Design is easy to close.
[12/15 03:06:32    124s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:04.6/0:05:24.0 (0.4), mem = 3945.1M
[12/15 03:06:32    124s] 
[12/15 03:06:32    124s] *** Start incrementalPlace ***
[12/15 03:06:32    124s] User Input Parameters:
[12/15 03:06:32    124s] - Congestion Driven    : On
[12/15 03:06:32    124s] - Timing Driven        : On
[12/15 03:06:32    124s] - Area-Violation Based : On
[12/15 03:06:32    124s] - Start Rollback Level : -5
[12/15 03:06:32    124s] - Legalized            : On
[12/15 03:06:32    124s] - Window Based         : Off
[12/15 03:06:32    124s] - eDen incr mode       : Off
[12/15 03:06:32    124s] - Small incr mode      : Off
[12/15 03:06:32    124s] 
[12/15 03:06:32    124s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3945.1M, EPOCH TIME: 1734228392.298637
[12/15 03:06:32    124s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3945.1M, EPOCH TIME: 1734228392.298667
[12/15 03:06:32    124s] no activity file in design. spp won't run.
[12/15 03:06:32    124s] Effort level <high> specified for reg2reg path_group
[12/15 03:06:32    125s] No Views given, use default active views for adaptive view pruning
[12/15 03:06:32    125s] SKP will enable view:
[12/15 03:06:32    125s]   VIEW_SETUP
[12/15 03:06:32    125s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3947.1M, EPOCH TIME: 1734228392.437100
[12/15 03:06:32    125s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:3947.1M, EPOCH TIME: 1734228392.441521
[12/15 03:06:32    125s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3947.1M, EPOCH TIME: 1734228392.441579
[12/15 03:06:32    125s] Starting Early Global Route congestion estimation: mem = 3947.1M
[12/15 03:06:32    125s] (I)      Initializing eGR engine (regular)
[12/15 03:06:32    125s] Set min layer with default ( 2 )
[12/15 03:06:32    125s] Set max layer with default ( 127 )
[12/15 03:06:32    125s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:32    125s] Min route layer (adjusted) = 2
[12/15 03:06:32    125s] Max route layer (adjusted) = 5
[12/15 03:06:32    125s] (I)      Initializing eGR engine (regular)
[12/15 03:06:32    125s] Set min layer with default ( 2 )
[12/15 03:06:32    125s] Set max layer with default ( 127 )
[12/15 03:06:32    125s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:32    125s] Min route layer (adjusted) = 2
[12/15 03:06:32    125s] Max route layer (adjusted) = 5
[12/15 03:06:32    125s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.78 MB )
[12/15 03:06:32    125s] (I)      Running eGR Regular flow
[12/15 03:06:32    125s] (I)      # wire layers (front) : 6
[12/15 03:06:32    125s] (I)      # wire layers (back)  : 0
[12/15 03:06:32    125s] (I)      min wire layer : 1
[12/15 03:06:32    125s] (I)      max wire layer : 5
[12/15 03:06:32    125s] (I)      # cut layers (front) : 5
[12/15 03:06:32    125s] (I)      # cut layers (back)  : 0
[12/15 03:06:32    125s] (I)      min cut layer : 1
[12/15 03:06:32    125s] (I)      max cut layer : 4
[12/15 03:06:32    125s] (I)      ================================ Layers ================================
[12/15 03:06:32    125s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:32    125s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/15 03:06:32    125s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:32    125s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/15 03:06:32    125s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/15 03:06:32    125s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:06:32    125s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/15 03:06:32    125s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:06:32    125s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/15 03:06:32    125s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:06:32    125s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/15 03:06:32    125s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:06:32    125s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/15 03:06:32    125s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/15 03:06:32    125s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:32    125s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/15 03:06:32    125s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/15 03:06:32    125s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:32    125s] (I)      Started Import and model ( Curr Mem: 3.78 MB )
[12/15 03:06:32    125s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:32    125s] (I)      == Non-default Options ==
[12/15 03:06:32    125s] (I)      Maximum routing layer                              : 5
[12/15 03:06:32    125s] (I)      Top routing layer                                  : 5
[12/15 03:06:32    125s] (I)      Number of threads                                  : 8
[12/15 03:06:32    125s] (I)      Route tie net to shape                             : auto
[12/15 03:06:32    125s] (I)      Use non-blocking free Dbs wires                    : false
[12/15 03:06:32    125s] (I)      Method to set GCell size                           : row
[12/15 03:06:32    125s] (I)      Tie hi/lo max distance                             : 41.400000
[12/15 03:06:32    125s] (I)      Counted 4678 PG shapes. eGR will not process PG shapes layer by layer.
[12/15 03:06:32    125s] (I)      ============== Pin Summary ==============
[12/15 03:06:32    125s] (I)      +-------+--------+---------+------------+
[12/15 03:06:32    125s] (I)      | Layer | # pins | % total |      Group |
[12/15 03:06:32    125s] (I)      +-------+--------+---------+------------+
[12/15 03:06:32    125s] (I)      |     1 |  37716 |   99.09 |        Pin |
[12/15 03:06:32    125s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/15 03:06:32    125s] (I)      |     3 |    304 |    0.80 | Pin access |
[12/15 03:06:32    125s] (I)      |     4 |      0 |    0.00 |      Other |
[12/15 03:06:32    125s] (I)      |     5 |     44 |    0.12 |      Other |
[12/15 03:06:32    125s] (I)      +-------+--------+---------+------------+
[12/15 03:06:32    125s] (I)      Use row-based GCell size
[12/15 03:06:32    125s] (I)      Use row-based GCell align
[12/15 03:06:32    125s] (I)      layer 0 area = 83000
[12/15 03:06:32    125s] (I)      layer 1 area = 67600
[12/15 03:06:32    125s] (I)      layer 2 area = 240000
[12/15 03:06:32    125s] (I)      layer 3 area = 240000
[12/15 03:06:32    125s] (I)      layer 4 area = 4000000
[12/15 03:06:32    125s] (I)      GCell unit size   : 4140
[12/15 03:06:32    125s] (I)      GCell multiplier  : 1
[12/15 03:06:32    125s] (I)      GCell row height  : 4140
[12/15 03:06:32    125s] (I)      Actual row height : 4140
[12/15 03:06:32    125s] (I)      GCell align ref   : 480220 480220
[12/15 03:06:32    125s] [NR-eGR] Track table information for default rule: 
[12/15 03:06:32    125s] [NR-eGR] met1 has single uniform track structure
[12/15 03:06:32    125s] [NR-eGR] met2 has single uniform track structure
[12/15 03:06:32    125s] [NR-eGR] met3 has single uniform track structure
[12/15 03:06:32    125s] [NR-eGR] met4 has single uniform track structure
[12/15 03:06:32    125s] [NR-eGR] met5 has single uniform track structure
[12/15 03:06:32    125s] (I)      =============== Default via ===============
[12/15 03:06:32    125s] (I)      +---+------------------+------------------+
[12/15 03:06:32    125s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/15 03:06:32    125s] (I)      +---+------------------+------------------+
[12/15 03:06:32    125s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/15 03:06:32    125s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/15 03:06:32    125s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/15 03:06:32    125s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/15 03:06:32    125s] (I)      +---+------------------+------------------+
[12/15 03:06:32    125s] [NR-eGR] Read 6040 PG shapes
[12/15 03:06:32    125s] [NR-eGR] Read 0 clock shapes
[12/15 03:06:32    125s] [NR-eGR] Read 0 other shapes
[12/15 03:06:32    125s] [NR-eGR] #Routing Blockages  : 0
[12/15 03:06:32    125s] [NR-eGR] #Instance Blockages : 45786
[12/15 03:06:32    125s] [NR-eGR] #PG Blockages       : 6040
[12/15 03:06:32    125s] [NR-eGR] #Halo Blockages     : 0
[12/15 03:06:32    125s] [NR-eGR] #Boundary Blockages : 0
[12/15 03:06:32    125s] [NR-eGR] #Clock Blockages    : 0
[12/15 03:06:32    125s] [NR-eGR] #Other Blockages    : 0
[12/15 03:06:32    125s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 03:06:32    125s] (I)      Custom ignore net properties:
[12/15 03:06:32    125s] (I)      1 : NotLegal
[12/15 03:06:32    125s] (I)      Default ignore net properties:
[12/15 03:06:32    125s] (I)      1 : Special
[12/15 03:06:32    125s] (I)      2 : Analog
[12/15 03:06:32    125s] (I)      3 : Fixed
[12/15 03:06:32    125s] (I)      4 : Skipped
[12/15 03:06:32    125s] (I)      5 : MixedSignal
[12/15 03:06:32    125s] (I)      Prerouted net properties:
[12/15 03:06:32    125s] (I)      1 : NotLegal
[12/15 03:06:32    125s] (I)      2 : Special
[12/15 03:06:32    125s] (I)      3 : Analog
[12/15 03:06:32    125s] (I)      4 : Fixed
[12/15 03:06:32    125s] (I)      5 : Skipped
[12/15 03:06:32    125s] (I)      6 : MixedSignal
[12/15 03:06:32    125s] [NR-eGR] Early global route reroute all routable nets
[12/15 03:06:32    125s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 03:06:32    125s] [NR-eGR] Read 12153 nets ( ignored 0 )
[12/15 03:06:32    125s] (I)        Front-side 12153 ( ignored 0 )
[12/15 03:06:32    125s] (I)        Back-side  0 ( ignored 0 )
[12/15 03:06:32    125s] (I)        Both-side  0 ( ignored 0 )
[12/15 03:06:32    125s] (I)      early_global_route_priority property id does not exist.
[12/15 03:06:32    125s] (I)      Read Num Blocks=51826  Num Prerouted Wires=0  Num CS=0
[12/15 03:06:32    125s] (I)      Layer 1 (V) : #blockages 10351 : #preroutes 0
[12/15 03:06:32    125s] (I)      Layer 2 (H) : #blockages 32558 : #preroutes 0
[12/15 03:06:32    125s] (I)      Layer 3 (V) : #blockages 6335 : #preroutes 0
[12/15 03:06:32    125s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/15 03:06:32    125s] (I)      Number of ignored nets                =      0
[12/15 03:06:32    125s] (I)      Number of connected nets              =      0
[12/15 03:06:32    125s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 03:06:32    125s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/15 03:06:32    125s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 03:06:32    125s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 03:06:32    125s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 03:06:32    125s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 03:06:32    125s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 03:06:32    125s] (I)      Ndr track 0 does not exist
[12/15 03:06:32    125s] (I)      ---------------------Grid Graph Info--------------------
[12/15 03:06:32    125s] (I)      Routing area        : (0, 0) - (1547330, 1563665)
[12/15 03:06:32    125s] (I)      Core area           : (480220, 480220) - (1067310, 1080520)
[12/15 03:06:32    125s] (I)      Site width          :   460  (dbu)
[12/15 03:06:32    125s] (I)      Row height          :  4140  (dbu)
[12/15 03:06:32    125s] (I)      GCell row height    :  4140  (dbu)
[12/15 03:06:32    125s] (I)      GCell width         :  4140  (dbu)
[12/15 03:06:32    125s] (I)      GCell height        :  4140  (dbu)
[12/15 03:06:32    125s] (I)      Grid                :   373   377     5
[12/15 03:06:32    125s] (I)      Layer numbers       :     1     2     3     4     5
[12/15 03:06:32    125s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/15 03:06:32    125s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/15 03:06:32    125s] (I)      Default wire width  :   140   140   300   300  1600
[12/15 03:06:32    125s] (I)      Default wire space  :   140   140   300   300  1600
[12/15 03:06:32    125s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/15 03:06:32    125s] (I)      Default pitch size  :   280   460   610   615  3660
[12/15 03:06:32    125s] (I)      First track coord   :   440   440   760   520  4420
[12/15 03:06:32    125s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/15 03:06:32    125s] (I)      Total num of tracks :  3399  3363  2562  2515   426
[12/15 03:06:32    125s] (I)      Num of masks        :     1     1     1     1     1
[12/15 03:06:32    125s] (I)      Num of trim masks   :     0     0     0     0     0
[12/15 03:06:32    125s] (I)      --------------------------------------------------------
[12/15 03:06:32    125s] 
[12/15 03:06:32    125s] [NR-eGR] ============ Routing rule table ============
[12/15 03:06:32    125s] [NR-eGR] Rule id: 0  Nets: 12109
[12/15 03:06:32    125s] [NR-eGR] ========================================
[12/15 03:06:32    125s] [NR-eGR] 
[12/15 03:06:32    125s] (I)      ======== NDR :  =========
[12/15 03:06:32    125s] (I)      +--------------+--------+
[12/15 03:06:32    125s] (I)      |           ID |      0 |
[12/15 03:06:32    125s] (I)      |         Name |        |
[12/15 03:06:32    125s] (I)      |      Default |    yes |
[12/15 03:06:32    125s] (I)      |  Clk Special |     no |
[12/15 03:06:32    125s] (I)      | Hard spacing |     no |
[12/15 03:06:32    125s] (I)      |    NDR track | (none) |
[12/15 03:06:32    125s] (I)      |      NDR via | (none) |
[12/15 03:06:32    125s] (I)      |  Extra space |      0 |
[12/15 03:06:32    125s] (I)      |      Shields |      0 |
[12/15 03:06:32    125s] (I)      |   Demand (H) |      1 |
[12/15 03:06:32    125s] (I)      |   Demand (V) |      1 |
[12/15 03:06:32    125s] (I)      |        #Nets |  12109 |
[12/15 03:06:32    125s] (I)      +--------------+--------+
[12/15 03:06:32    125s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:06:32    125s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/15 03:06:32    125s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:06:32    125s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/15 03:06:32    125s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/15 03:06:32    125s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/15 03:06:32    125s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/15 03:06:32    125s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:06:32    125s] (I)      =============== Blocked Tracks ===============
[12/15 03:06:32    125s] (I)      +-------+---------+----------+---------------+
[12/15 03:06:32    125s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 03:06:32    125s] (I)      +-------+---------+----------+---------------+
[12/15 03:06:32    125s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 03:06:32    125s] (I)      |     2 | 1267851 |   661739 |        52.19% |
[12/15 03:06:32    125s] (I)      |     3 |  955626 |   491241 |        51.41% |
[12/15 03:06:32    125s] (I)      |     4 |  948155 |   555284 |        58.56% |
[12/15 03:06:32    125s] (I)      |     5 |  158898 |    94179 |        59.27% |
[12/15 03:06:32    125s] (I)      +-------+---------+----------+---------------+
[12/15 03:06:32    125s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.79 MB )
[12/15 03:06:32    125s] (I)      Reset routing kernel
[12/15 03:06:32    125s] (I)      Started Global Routing ( Curr Mem: 3.79 MB )
[12/15 03:06:32    125s] (I)      totalPins=36542  totalGlobalPin=34957 (95.66%)
[12/15 03:06:32    125s] (I)      ================= Net Group Info =================
[12/15 03:06:32    125s] (I)      +----+----------------+--------------+-----------+
[12/15 03:06:32    125s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/15 03:06:32    125s] (I)      +----+----------------+--------------+-----------+
[12/15 03:06:32    125s] (I)      |  1 |          12109 |      met2(2) |   met5(5) |
[12/15 03:06:32    125s] (I)      +----+----------------+--------------+-----------+
[12/15 03:06:32    125s] (I)      total 2D Cap : 1566353 = (533186 H, 1033167 V)
[12/15 03:06:32    125s] (I)      total 2D Demand : 1560 = (0 H, 1560 V)
[12/15 03:06:32    125s] (I)      Adjusted 0 GCells for pin access
[12/15 03:06:32    125s] [NR-eGR] Layer group 1: route 12109 net(s) in layer range [2, 5]
[12/15 03:06:32    125s] (I)      
[12/15 03:06:32    125s] (I)      ============  Phase 1a Route ============
[12/15 03:06:32    125s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 88
[12/15 03:06:32    125s] (I)      Usage: 100128 = (49559 H, 50569 V) = (9.29% H, 4.89% V) = (2.052e+05um H, 2.094e+05um V)
[12/15 03:06:32    125s] (I)      
[12/15 03:06:32    125s] (I)      ============  Phase 1b Route ============
[12/15 03:06:32    125s] (I)      Usage: 100254 = (49588 H, 50666 V) = (9.30% H, 4.90% V) = (2.053e+05um H, 2.098e+05um V)
[12/15 03:06:32    125s] (I)      Overflow of layer group 1: 1.39% H + 0.05% V. EstWL: 4.150516e+05um
[12/15 03:06:32    125s] (I)      Congestion metric : 4.14%H 0.17%V, 4.30%HV
[12/15 03:06:32    125s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 03:06:32    125s] (I)      
[12/15 03:06:32    125s] (I)      ============  Phase 1c Route ============
[12/15 03:06:32    125s] (I)      Level2 Grid: 75 x 76
[12/15 03:06:32    125s] (I)      Usage: 100720 = (49780 H, 50940 V) = (9.34% H, 4.93% V) = (2.061e+05um H, 2.109e+05um V)
[12/15 03:06:32    125s] (I)      
[12/15 03:06:32    125s] (I)      ============  Phase 1d Route ============
[12/15 03:06:32    125s] (I)      Usage: 100742 = (49782 H, 50960 V) = (9.34% H, 4.93% V) = (2.061e+05um H, 2.110e+05um V)
[12/15 03:06:32    125s] (I)      
[12/15 03:06:32    125s] (I)      ============  Phase 1e Route ============
[12/15 03:06:32    125s] (I)      Usage: 100782 = (49808 H, 50974 V) = (9.34% H, 4.93% V) = (2.062e+05um H, 2.110e+05um V)
[12/15 03:06:32    125s] [NR-eGR] Early Global Route overflow of layer group 1: 1.26% H + 0.02% V. EstWL: 4.172375e+05um
[12/15 03:06:32    125s] (I)      
[12/15 03:06:32    125s] (I)      ============  Phase 1l Route ============
[12/15 03:06:32    125s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 03:06:32    125s] (I)      Layer  2:     634734     53187         3      598077      664155    (47.38%) 
[12/15 03:06:32    125s] (I)      Layer  3:     468682    102746      9157      465112      486708    (48.87%) 
[12/15 03:06:32    125s] (I)      Layer  4:     400428     25859       344      501014      443094    (53.07%) 
[12/15 03:06:32    125s] (I)      Layer  5:      65793      6028        87       91182       67455    (57.48%) 
[12/15 03:06:32    125s] (I)      Total:       1569637    187820      9591     1655384     1661410    (49.91%) 
[12/15 03:06:32    125s] (I)      
[12/15 03:06:32    125s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 03:06:32    125s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/15 03:06:32    125s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/15 03:06:32    125s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/15 03:06:32    125s] [NR-eGR] --------------------------------------------------------------------------------
[12/15 03:06:32    125s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 03:06:32    125s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 03:06:32    125s] [NR-eGR]    met3 ( 3)      3721( 5.19%)       353( 0.49%)         3( 0.00%)   ( 5.69%) 
[12/15 03:06:32    125s] [NR-eGR]    met4 ( 4)       232( 0.35%)         3( 0.00%)         0( 0.00%)   ( 0.36%) 
[12/15 03:06:32    125s] [NR-eGR]    met5 ( 5)        87( 0.15%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[12/15 03:06:32    125s] [NR-eGR] --------------------------------------------------------------------------------
[12/15 03:06:32    125s] [NR-eGR]        Total      4041( 1.49%)       356( 0.13%)         3( 0.00%)   ( 1.62%) 
[12/15 03:06:32    125s] [NR-eGR] 
[12/15 03:06:32    125s] (I)      Finished Global Routing ( CPU: 0.27 sec, Real: 0.13 sec, Curr Mem: 3.79 MB )
[12/15 03:06:32    125s] (I)      Updating congestion map
[12/15 03:06:32    125s] (I)      total 2D Cap : 1573574 = (536050 H, 1037524 V)
[12/15 03:06:32    125s] [NR-eGR] Overflow after Early Global Route 3.94% H + 0.00% V
[12/15 03:06:32    125s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.22 sec, Curr Mem: 3.79 MB )
[12/15 03:06:32    125s] Early Global Route congestion estimation runtime: 0.22 seconds, mem = 3960.2M
[12/15 03:06:32    125s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.366, REAL:0.221, MEM:3960.2M, EPOCH TIME: 1734228392.662244
[12/15 03:06:32    125s] OPERPROF: Starting HotSpotCal at level 1, MEM:3960.2M, EPOCH TIME: 1734228392.662267
[12/15 03:06:32    125s] [hotspot] +------------+---------------+---------------+
[12/15 03:06:32    125s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 03:06:32    125s] [hotspot] +------------+---------------+---------------+
[12/15 03:06:32    125s] [hotspot] | normalized |         16.98 |        106.49 |
[12/15 03:06:32    125s] [hotspot] +------------+---------------+---------------+
[12/15 03:06:32    125s] Local HotSpot Analysis: normalized max congestion hotspot area = 16.98, normalized total congestion hotspot area = 106.49 (area is in unit of 4 std-cell row bins)
[12/15 03:06:32    125s] [hotspot] max/total 16.98/106.49, big hotspot (>10) total 35.67
[12/15 03:06:32    125s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/15 03:06:32    125s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:32    125s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/15 03:06:32    125s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:32    125s] [hotspot] |  1  |   931.48   732.76   997.72   799.00 |       12.59   |
[12/15 03:06:32    125s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:32    125s] [hotspot] |  2  |   832.12   500.92   898.36   567.16 |        5.77   |
[12/15 03:06:32    125s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:32    125s] [hotspot] |  3  |   732.76   832.12   799.00   898.36 |        5.51   |
[12/15 03:06:32    125s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:32    125s] [hotspot] |  4  |   666.52   832.12   732.76   898.36 |        4.85   |
[12/15 03:06:32    125s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:32    125s] [hotspot] |  5  |   732.76   500.92   799.00   567.16 |        4.52   |
[12/15 03:06:32    125s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:32    125s] Top 5 hotspots total area: 33.25
[12/15 03:06:32    125s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.011, REAL:0.006, MEM:3960.2M, EPOCH TIME: 1734228392.668123
[12/15 03:06:32    125s] 
[12/15 03:06:32    125s] === incrementalPlace Internal Loop 1 ===
[12/15 03:06:32    125s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/15 03:06:32    125s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3960.2M, EPOCH TIME: 1734228392.668267
[12/15 03:06:32    125s] Processing tracks to init pin-track alignment.
[12/15 03:06:32    125s] z: 2, totalTracks: 1
[12/15 03:06:32    125s] z: 4, totalTracks: 1
[12/15 03:06:32    125s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:32    125s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3960.2M, EPOCH TIME: 1734228392.672340
[12/15 03:06:32    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:32    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:32    125s] 
[12/15 03:06:32    125s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:32    125s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.003, MEM:3960.2M, EPOCH TIME: 1734228392.675583
[12/15 03:06:32    125s] OPERPROF:   Starting post-place ADS at level 2, MEM:3960.2M, EPOCH TIME: 1734228392.675619
[12/15 03:06:32    125s] ADSU 0.505 -> 0.515. site 185020.000 -> 181398.000. GS 33.120
[12/15 03:06:32    125s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.018, REAL:0.018, MEM:3960.2M, EPOCH TIME: 1734228392.693304
[12/15 03:06:32    125s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3960.2M, EPOCH TIME: 1734228392.693481
[12/15 03:06:32    125s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3960.2M, EPOCH TIME: 1734228392.693771
[12/15 03:06:32    125s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3960.2M, EPOCH TIME: 1734228392.693789
[12/15 03:06:32    125s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.003, REAL:0.002, MEM:3960.2M, EPOCH TIME: 1734228392.695459
[12/15 03:06:32    125s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3960.2M, EPOCH TIME: 1734228392.697588
[12/15 03:06:32    125s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3960.2M, EPOCH TIME: 1734228392.697858
[12/15 03:06:32    125s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3960.2M, EPOCH TIME: 1734228392.698343
[12/15 03:06:32    125s] no activity file in design. spp won't run.
[12/15 03:06:32    125s] [spp] 0
[12/15 03:06:32    125s] [adp] 0:1:1:3
[12/15 03:06:32    125s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.002, REAL:0.002, MEM:3960.2M, EPOCH TIME: 1734228392.699852
[12/15 03:06:32    125s] SP #FI/SF FL/PI 0/0 12025/0
[12/15 03:06:32    125s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.035, REAL:0.033, MEM:3960.2M, EPOCH TIME: 1734228392.700873
[12/15 03:06:32    125s] PP off. flexM 0
[12/15 03:06:32    125s] OPERPROF: Starting CDPad at level 1, MEM:3960.2M, EPOCH TIME: 1734228392.705886
[12/15 03:06:32    125s] 3DP is on.
[12/15 03:06:32    125s] 3DP OF M2 0.006, M4 0.006. Diff 0, Offset 0
[12/15 03:06:32    125s] 3DP (1, 3) DPT Adjust 1. 0.830, 0.787, delta 0.043. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/15 03:06:32    125s] CDPadU 0.788 -> 0.832. R=0.515, N=12025, GS=4.140
[12/15 03:06:32    125s] OPERPROF: Finished CDPad at level 1, CPU:0.193, REAL:0.040, MEM:3960.2M, EPOCH TIME: 1734228392.746038
[12/15 03:06:32    125s] OPERPROF: Starting InitSKP at level 1, MEM:3960.2M, EPOCH TIME: 1734228392.746092
[12/15 03:06:32    125s] no activity file in design. spp won't run.
[12/15 03:06:32    126s] no activity file in design. spp won't run.
[12/15 03:06:33    127s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[12/15 03:06:33    127s] SKP cleared!
[12/15 03:06:33    127s] OPERPROF: Finished InitSKP at level 1, CPU:1.456, REAL:0.569, MEM:3972.5M, EPOCH TIME: 1734228393.315288
[12/15 03:06:33    127s] NP #FI/FS/SF FL/PI: 0/52/0 12025/0
[12/15 03:06:33    127s] no activity file in design. spp won't run.
[12/15 03:06:33    127s] 
[12/15 03:06:33    127s] AB Est...
[12/15 03:06:33    127s] OPERPROF: Starting NP-Place at level 1, MEM:3972.5M, EPOCH TIME: 1734228393.327390
[12/15 03:06:33    127s] OPERPROF: Finished NP-Place at level 1, CPU:0.024, REAL:0.011, MEM:3958.1M, EPOCH TIME: 1734228393.338283
[12/15 03:06:33    127s] Iteration  4: Skipped, with CDP Off
[12/15 03:06:33    127s] 
[12/15 03:06:33    127s] AB Est...
[12/15 03:06:33    127s] OPERPROF: Starting NP-Place at level 1, MEM:3990.1M, EPOCH TIME: 1734228393.348325
[12/15 03:06:33    127s] OPERPROF: Finished NP-Place at level 1, CPU:0.027, REAL:0.011, MEM:3958.1M, EPOCH TIME: 1734228393.358902
[12/15 03:06:33    127s] Iteration  5: Skipped, with CDP Off
[12/15 03:06:33    127s] OPERPROF: Starting NP-Place at level 1, MEM:4086.1M, EPOCH TIME: 1734228393.379834
[12/15 03:06:33    128s] Iteration  6: Total net bbox = 2.914e+05 (1.51e+05 1.40e+05)
[12/15 03:06:33    128s]               Est.  stn bbox = 3.983e+05 (2.04e+05 1.94e+05)
[12/15 03:06:33    128s]               cpu = 0:00:01.1 real = 0:00:00.0 mem = 4218.7M
[12/15 03:06:33    128s] OPERPROF: Finished NP-Place at level 1, CPU:1.157, REAL:0.255, MEM:4122.7M, EPOCH TIME: 1734228393.635245
[12/15 03:06:33    128s] no activity file in design. spp won't run.
[12/15 03:06:33    128s] NP #FI/FS/SF FL/PI: 0/52/0 12025/0
[12/15 03:06:33    128s] no activity file in design. spp won't run.
[12/15 03:06:33    128s] OPERPROF: Starting NP-Place at level 1, MEM:4090.7M, EPOCH TIME: 1734228393.674076
[12/15 03:06:34    130s] Iteration  7: Total net bbox = 2.917e+05 (1.50e+05 1.41e+05)
[12/15 03:06:34    130s]               Est.  stn bbox = 4.003e+05 (2.04e+05 1.96e+05)
[12/15 03:06:34    130s]               cpu = 0:00:02.1 real = 0:00:01.0 mem = 4210.7M
[12/15 03:06:34    130s] OPERPROF: Finished NP-Place at level 1, CPU:2.138, REAL:0.461, MEM:4114.7M, EPOCH TIME: 1734228394.135188
[12/15 03:06:34    130s] Legalizing MH Cells... 0 / 0 (level 5)
[12/15 03:06:34    130s] MH packer: No MH instances from GP
[12/15 03:06:34    130s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3986.7M, DRC: 0)
[12/15 03:06:34    130s] 0 (out of 0) MH cells were successfully legalized.
[12/15 03:06:34    130s] no activity file in design. spp won't run.
[12/15 03:06:34    130s] NP #FI/FS/SF FL/PI: 0/52/0 12025/0
[12/15 03:06:34    130s] no activity file in design. spp won't run.
[12/15 03:06:34    130s] OPERPROF: Starting NP-Place at level 1, MEM:4082.7M, EPOCH TIME: 1734228394.173531
[12/15 03:06:34    134s] Iteration  8: Total net bbox = 2.983e+05 (1.53e+05 1.45e+05)
[12/15 03:06:34    134s]               Est.  stn bbox = 4.075e+05 (2.07e+05 2.01e+05)
[12/15 03:06:34    134s]               cpu = 0:00:03.4 real = 0:00:00.0 mem = 4205.7M
[12/15 03:06:34    134s] OPERPROF: Finished NP-Place at level 1, CPU:3.362, REAL:0.708, MEM:4109.7M, EPOCH TIME: 1734228394.881773
[12/15 03:06:34    134s] Legalizing MH Cells... 0 / 0 (level 6)
[12/15 03:06:34    134s] MH packer: No MH instances from GP
[12/15 03:06:34    134s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3981.7M, DRC: 0)
[12/15 03:06:34    134s] 0 (out of 0) MH cells were successfully legalized.
[12/15 03:06:34    134s] no activity file in design. spp won't run.
[12/15 03:06:34    134s] NP #FI/FS/SF FL/PI: 0/52/0 12025/0
[12/15 03:06:34    134s] no activity file in design. spp won't run.
[12/15 03:06:34    134s] OPERPROF: Starting NP-Place at level 1, MEM:4077.7M, EPOCH TIME: 1734228394.918928
[12/15 03:06:36    140s] Iteration  9: Total net bbox = 3.135e+05 (1.61e+05 1.52e+05)
[12/15 03:06:36    140s]               Est.  stn bbox = 4.212e+05 (2.15e+05 2.07e+05)
[12/15 03:06:36    140s]               cpu = 0:00:06.3 real = 0:00:02.0 mem = 4205.7M
[12/15 03:06:36    140s] OPERPROF: Finished NP-Place at level 1, CPU:6.264, REAL:1.141, MEM:4109.7M, EPOCH TIME: 1734228396.060113
[12/15 03:06:36    140s] Legalizing MH Cells... 0 / 0 (level 7)
[12/15 03:06:36    140s] MH packer: No MH instances from GP
[12/15 03:06:36    140s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3981.7M, DRC: 0)
[12/15 03:06:36    140s] 0 (out of 0) MH cells were successfully legalized.
[12/15 03:06:36    140s] no activity file in design. spp won't run.
[12/15 03:06:36    140s] NP #FI/FS/SF FL/PI: 0/52/0 12025/0
[12/15 03:06:36    140s] no activity file in design. spp won't run.
[12/15 03:06:36    140s] OPERPROF: Starting NP-Place at level 1, MEM:4077.7M, EPOCH TIME: 1734228396.099339
[12/15 03:06:36    140s] GP RA stats: MHOnly 0 nrInst 12025 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/15 03:06:36    143s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4333.7M, EPOCH TIME: 1734228396.719187
[12/15 03:06:36    143s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4333.7M, EPOCH TIME: 1734228396.719292
[12/15 03:06:36    143s] Iteration 10: Total net bbox = 3.138e+05 (1.60e+05 1.54e+05)
[12/15 03:06:36    143s]               Est.  stn bbox = 4.188e+05 (2.11e+05 2.08e+05)
[12/15 03:06:36    143s]               cpu = 0:00:03.4 real = 0:00:00.0 mem = 4237.7M
[12/15 03:06:36    143s] OPERPROF: Finished NP-Place at level 1, CPU:3.363, REAL:0.622, MEM:4109.7M, EPOCH TIME: 1734228396.721670
[12/15 03:06:36    143s] Legalizing MH Cells... 0 / 0 (level 8)
[12/15 03:06:36    143s] MH packer: No MH instances from GP
[12/15 03:06:36    143s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3981.7M, DRC: 0)
[12/15 03:06:36    143s] 0 (out of 0) MH cells were successfully legalized.
[12/15 03:06:36    143s] Move report: Timing Driven Placement moves 12025 insts, mean move: 22.42 um, max move: 495.89 um 
[12/15 03:06:36    143s] 	Max move on inst (FE_OFC34_prog_clk_0): (1044.18, 554.74) --> (879.47, 885.92)
[12/15 03:06:36    143s] no activity file in design. spp won't run.
[12/15 03:06:36    143s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3981.7M, EPOCH TIME: 1734228396.738751
[12/15 03:06:36    143s] Saved padding area to DB
[12/15 03:06:36    143s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3981.7M, EPOCH TIME: 1734228396.739320
[12/15 03:06:36    143s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:3981.7M, EPOCH TIME: 1734228396.740532
[12/15 03:06:36    143s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3981.7M, EPOCH TIME: 1734228396.742427
[12/15 03:06:36    143s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/15 03:06:36    143s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3981.7M, EPOCH TIME: 1734228396.743844
[12/15 03:06:36    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:36    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:36    143s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.006, REAL:0.006, MEM:3981.7M, EPOCH TIME: 1734228396.744805
[12/15 03:06:36    143s] 
[12/15 03:06:36    143s] Finished Incremental Placement (cpu=0:00:18.6, real=0:00:04.0, mem=3981.7M)
[12/15 03:06:36    143s] CongRepair sets shifter mode to gplace
[12/15 03:06:36    143s] TDRefine: refinePlace mode is spiral
[12/15 03:06:36    143s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3981.7M, EPOCH TIME: 1734228396.745628
[12/15 03:06:36    143s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3981.7M, EPOCH TIME: 1734228396.745653
[12/15 03:06:36    143s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3981.7M, EPOCH TIME: 1734228396.745679
[12/15 03:06:36    143s] Processing tracks to init pin-track alignment.
[12/15 03:06:36    143s] z: 2, totalTracks: 1
[12/15 03:06:36    143s] z: 4, totalTracks: 1
[12/15 03:06:36    143s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:36    143s] Cell fpga_top LLGs are deleted
[12/15 03:06:36    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:36    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:36    143s] # Building fpga_top llgBox search-tree.
[12/15 03:06:36    143s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3981.7M, EPOCH TIME: 1734228396.749939
[12/15 03:06:36    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:36    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:36    143s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3981.7M, EPOCH TIME: 1734228396.750188
[12/15 03:06:36    143s] Max number of tech site patterns supported in site array is 256.
[12/15 03:06:36    143s] Core basic site is CoreSite
[12/15 03:06:36    143s] After signature check, allow fast init is true, keep pre-filter is true.
[12/15 03:06:36    143s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/15 03:06:36    143s] Fast DP-INIT is on for default
[12/15 03:06:36    143s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/15 03:06:36    143s] Atter site array init, number of instance map data is 0.
[12/15 03:06:36    143s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.010, REAL:0.005, MEM:3981.7M, EPOCH TIME: 1734228396.755616
[12/15 03:06:36    144s] 
[12/15 03:06:36    144s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:36    144s] OPERPROF:         Starting CMU at level 5, MEM:3981.7M, EPOCH TIME: 1734228396.756667
[12/15 03:06:36    144s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:3981.7M, EPOCH TIME: 1734228396.757296
[12/15 03:06:36    144s] 
[12/15 03:06:36    144s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:36    144s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.013, REAL:0.008, MEM:3981.7M, EPOCH TIME: 1734228396.758096
[12/15 03:06:36    144s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3981.7M, EPOCH TIME: 1734228396.758124
[12/15 03:06:36    144s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3981.7M, EPOCH TIME: 1734228396.758234
[12/15 03:06:36    144s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3981.7MB).
[12/15 03:06:36    144s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.018, REAL:0.014, MEM:3981.7M, EPOCH TIME: 1734228396.759277
[12/15 03:06:36    144s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.019, REAL:0.014, MEM:3981.7M, EPOCH TIME: 1734228396.759292
[12/15 03:06:36    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.125374.3
[12/15 03:06:36    144s] OPERPROF:   Starting Refine-Place at level 2, MEM:3981.7M, EPOCH TIME: 1734228396.759334
[12/15 03:06:36    144s] *** Starting refinePlace (0:02:24 mem=3981.7M) ***
[12/15 03:06:36    144s] Total net bbox length = 3.301e+05 (1.700e+05 1.601e+05) (ext = 5.040e+04)
[12/15 03:06:36    144s] 
[12/15 03:06:36    144s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:36    144s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 03:06:36    144s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:36    144s] Set min layer with default ( 2 )
[12/15 03:06:36    144s] Set max layer with default ( 127 )
[12/15 03:06:36    144s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:36    144s] Min route layer (adjusted) = 2
[12/15 03:06:36    144s] Max route layer (adjusted) = 5
[12/15 03:06:36    144s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:36    144s] Set min layer with default ( 2 )
[12/15 03:06:36    144s] Set max layer with default ( 127 )
[12/15 03:06:36    144s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:36    144s] Min route layer (adjusted) = 2
[12/15 03:06:36    144s] Max route layer (adjusted) = 5
[12/15 03:06:36    144s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3981.7M, EPOCH TIME: 1734228396.771068
[12/15 03:06:36    144s] Starting refinePlace ...
[12/15 03:06:36    144s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:36    144s] Set min layer with default ( 2 )
[12/15 03:06:36    144s] Set max layer with default ( 127 )
[12/15 03:06:36    144s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:36    144s] Min route layer (adjusted) = 2
[12/15 03:06:36    144s] Max route layer (adjusted) = 5
[12/15 03:06:36    144s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:36    144s] Set min layer with default ( 2 )
[12/15 03:06:36    144s] Set max layer with default ( 127 )
[12/15 03:06:36    144s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:36    144s] Min route layer (adjusted) = 2
[12/15 03:06:36    144s] Max route layer (adjusted) = 5
[12/15 03:06:36    144s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4109.7M, EPOCH TIME: 1734228396.787651
[12/15 03:06:36    144s] DDP initSite1 nrRow 145 nrJob 145
[12/15 03:06:36    144s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4109.7M, EPOCH TIME: 1734228396.787702
[12/15 03:06:36    144s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4109.7M, EPOCH TIME: 1734228396.787786
[12/15 03:06:36    144s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4109.7M, EPOCH TIME: 1734228396.787808
[12/15 03:06:36    144s] DDP markSite nrRow 145 nrJob 145
[12/15 03:06:36    144s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4109.7M, EPOCH TIME: 1734228396.787921
[12/15 03:06:36    144s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.000, MEM:4109.7M, EPOCH TIME: 1734228396.787941
[12/15 03:06:36    144s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/15 03:06:36    144s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:4109.7M, EPOCH TIME: 1734228396.791416
[12/15 03:06:36    144s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:4109.7M, EPOCH TIME: 1734228396.791439
[12/15 03:06:36    144s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.000, MEM:4109.7M, EPOCH TIME: 1734228396.791807
[12/15 03:06:36    144s] ** Cut row section cpu time 0:00:00.0.
[12/15 03:06:36    144s]  ** Cut row section real time 0:00:00.0.
[12/15 03:06:36    144s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.003, REAL:0.000, MEM:4109.7M, EPOCH TIME: 1734228396.791855
[12/15 03:06:36    144s]   Spread Effort: high, pre-route mode, useDDP on.
[12/15 03:06:36    144s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3949.7MB) @(0:02:24 - 0:02:24).
[12/15 03:06:36    144s] Move report: preRPlace moves 12025 insts, mean move: 0.29 um, max move: 5.44 um 
[12/15 03:06:36    144s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g8): (1030.06, 1027.57) --> (1032.22, 1030.84)
[12/15 03:06:36    144s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: MX2X1
[12/15 03:06:36    144s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3949.7M, EPOCH TIME: 1734228396.829578
[12/15 03:06:36    144s] Tweakage: fix icg 0, fix clk 0.
[12/15 03:06:36    144s] Tweakage: density cost 0, scale 0.4.
[12/15 03:06:36    144s] Tweakage: activity cost 0, scale 1.0.
[12/15 03:06:36    144s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4083.1M, EPOCH TIME: 1734228396.841903
[12/15 03:06:36    144s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4083.1M, EPOCH TIME: 1734228396.845946
[12/15 03:06:36    144s] Tweakage perm 421 insts, flip 5412 insts.
[12/15 03:06:36    144s] Tweakage perm 75 insts, flip 348 insts.
[12/15 03:06:36    144s] Tweakage perm 31 insts, flip 48 insts.
[12/15 03:06:36    144s] Tweakage perm 0 insts, flip 0 insts.
[12/15 03:06:37    144s] Tweakage perm 244 insts, flip 1129 insts.
[12/15 03:06:37    144s] Tweakage perm 49 insts, flip 86 insts.
[12/15 03:06:37    144s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.342, REAL:0.336, MEM:5080.7M, EPOCH TIME: 1734228397.181884
[12/15 03:06:37    144s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.347, REAL:0.341, MEM:5080.7M, EPOCH TIME: 1734228397.182902
[12/15 03:06:37    144s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.459, REAL:0.370, MEM:4037.7M, EPOCH TIME: 1734228397.199366
[12/15 03:06:37    144s] Move report: Congestion aware Tweak moves 882 insts, mean move: 5.26 um, max move: 49.22 um 
[12/15 03:06:37    144s] 	Max move on inst (grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (868.00, 1076.38) --> (818.78, 1076.38)
[12/15 03:06:37    144s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:01.0, mem=4037.7mb) @(0:02:24 - 0:02:25).
[12/15 03:06:37    144s] 
[12/15 03:06:37    144s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/15 03:06:37    144s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 03:06:37    144s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/15 03:06:37    144s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 03:06:37    144s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=4005.7MB) @(0:02:25 - 0:02:25).
[12/15 03:06:37    144s] Move report: Detail placement moves 12025 insts, mean move: 0.65 um, max move: 49.13 um 
[12/15 03:06:37    144s] 	Max move on inst (grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (867.87, 1076.34) --> (818.78, 1076.38)
[12/15 03:06:37    144s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4005.7MB
[12/15 03:06:37    144s] Statistics of distance of Instance movement in refine placement:
[12/15 03:06:37    144s]   maximum (X+Y) =        49.13 um
[12/15 03:06:37    144s]   inst (grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) with max move: (867.867, 1076.34) -> (818.78, 1076.38)
[12/15 03:06:37    144s]   mean    (X+Y) =         0.65 um
[12/15 03:06:37    144s] Summary Report:
[12/15 03:06:37    144s] Instances move: 12025 (out of 12025 movable)
[12/15 03:06:37    144s] Instances flipped: 0
[12/15 03:06:37    144s] Mean displacement: 0.65 um
[12/15 03:06:37    144s] Max displacement: 49.13 um (Instance: grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) (867.867, 1076.34) -> (818.78, 1076.38)
[12/15 03:06:37    144s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX1
[12/15 03:06:37    144s] 	Violation at original loc: Overlapping with other instance
[12/15 03:06:37    144s] Total instances moved : 12025
[12/15 03:06:37    144s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.893, REAL:0.561, MEM:4005.7M, EPOCH TIME: 1734228397.331943
[12/15 03:06:37    144s] Total net bbox length = 3.201e+05 (1.604e+05 1.597e+05) (ext = 5.096e+04)
[12/15 03:06:37    144s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4005.7MB
[12/15 03:06:37    144s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=4005.7MB) @(0:02:24 - 0:02:25).
[12/15 03:06:37    144s] *** Finished refinePlace (0:02:25 mem=4005.7M) ***
[12/15 03:06:37    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.125374.3
[12/15 03:06:37    144s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.908, REAL:0.576, MEM:4005.7M, EPOCH TIME: 1734228397.335554
[12/15 03:06:37    144s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4005.7M, EPOCH TIME: 1734228397.335587
[12/15 03:06:37    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12025).
[12/15 03:06:37    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:37    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:37    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:37    144s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.026, REAL:0.009, MEM:3991.7M, EPOCH TIME: 1734228397.344910
[12/15 03:06:37    144s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.953, REAL:0.599, MEM:3991.7M, EPOCH TIME: 1734228397.344948
[12/15 03:06:37    144s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3991.7M, EPOCH TIME: 1734228397.345025
[12/15 03:06:37    144s] Starting Early Global Route congestion estimation: mem = 3991.7M
[12/15 03:06:37    144s] (I)      Initializing eGR engine (regular)
[12/15 03:06:37    144s] Set min layer with default ( 2 )
[12/15 03:06:37    144s] Set max layer with default ( 127 )
[12/15 03:06:37    144s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:37    144s] Min route layer (adjusted) = 2
[12/15 03:06:37    144s] Max route layer (adjusted) = 5
[12/15 03:06:37    144s] (I)      Initializing eGR engine (regular)
[12/15 03:06:37    144s] Set min layer with default ( 2 )
[12/15 03:06:37    144s] Set max layer with default ( 127 )
[12/15 03:06:37    144s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:37    144s] Min route layer (adjusted) = 2
[12/15 03:06:37    144s] Max route layer (adjusted) = 5
[12/15 03:06:37    144s] (I)      Started Early Global Route kernel ( Curr Mem: 3.80 MB )
[12/15 03:06:37    144s] (I)      Running eGR Regular flow
[12/15 03:06:37    144s] (I)      # wire layers (front) : 6
[12/15 03:06:37    144s] (I)      # wire layers (back)  : 0
[12/15 03:06:37    144s] (I)      min wire layer : 1
[12/15 03:06:37    144s] (I)      max wire layer : 5
[12/15 03:06:37    144s] (I)      # cut layers (front) : 5
[12/15 03:06:37    144s] (I)      # cut layers (back)  : 0
[12/15 03:06:37    144s] (I)      min cut layer : 1
[12/15 03:06:37    144s] (I)      max cut layer : 4
[12/15 03:06:37    144s] (I)      ================================ Layers ================================
[12/15 03:06:37    144s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:37    144s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/15 03:06:37    144s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:37    144s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/15 03:06:37    144s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/15 03:06:37    144s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:06:37    144s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/15 03:06:37    144s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:06:37    144s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/15 03:06:37    144s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:06:37    144s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/15 03:06:37    144s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:06:37    144s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/15 03:06:37    144s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/15 03:06:37    144s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:37    144s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/15 03:06:37    144s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/15 03:06:37    144s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:37    144s] (I)      Started Import and model ( Curr Mem: 3.80 MB )
[12/15 03:06:37    144s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:37    144s] (I)      == Non-default Options ==
[12/15 03:06:37    144s] (I)      Maximum routing layer                              : 5
[12/15 03:06:37    144s] (I)      Top routing layer                                  : 5
[12/15 03:06:37    144s] (I)      Number of threads                                  : 8
[12/15 03:06:37    144s] (I)      Route tie net to shape                             : auto
[12/15 03:06:37    144s] (I)      Use non-blocking free Dbs wires                    : false
[12/15 03:06:37    144s] (I)      Method to set GCell size                           : row
[12/15 03:06:37    144s] (I)      Tie hi/lo max distance                             : 41.400000
[12/15 03:06:37    144s] (I)      Counted 4678 PG shapes. eGR will not process PG shapes layer by layer.
[12/15 03:06:37    144s] (I)      ============== Pin Summary ==============
[12/15 03:06:37    144s] (I)      +-------+--------+---------+------------+
[12/15 03:06:37    144s] (I)      | Layer | # pins | % total |      Group |
[12/15 03:06:37    144s] (I)      +-------+--------+---------+------------+
[12/15 03:06:37    144s] (I)      |     1 |  37716 |   99.09 |        Pin |
[12/15 03:06:37    144s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/15 03:06:37    144s] (I)      |     3 |    304 |    0.80 | Pin access |
[12/15 03:06:37    144s] (I)      |     4 |      0 |    0.00 |      Other |
[12/15 03:06:37    144s] (I)      |     5 |     44 |    0.12 |      Other |
[12/15 03:06:37    144s] (I)      +-------+--------+---------+------------+
[12/15 03:06:37    144s] (I)      Use row-based GCell size
[12/15 03:06:37    144s] (I)      Use row-based GCell align
[12/15 03:06:37    144s] (I)      layer 0 area = 83000
[12/15 03:06:37    144s] (I)      layer 1 area = 67600
[12/15 03:06:37    144s] (I)      layer 2 area = 240000
[12/15 03:06:37    144s] (I)      layer 3 area = 240000
[12/15 03:06:37    144s] (I)      layer 4 area = 4000000
[12/15 03:06:37    144s] (I)      GCell unit size   : 4140
[12/15 03:06:37    144s] (I)      GCell multiplier  : 1
[12/15 03:06:37    144s] (I)      GCell row height  : 4140
[12/15 03:06:37    144s] (I)      Actual row height : 4140
[12/15 03:06:37    144s] (I)      GCell align ref   : 480220 480220
[12/15 03:06:37    144s] [NR-eGR] Track table information for default rule: 
[12/15 03:06:37    144s] [NR-eGR] met1 has single uniform track structure
[12/15 03:06:37    144s] [NR-eGR] met2 has single uniform track structure
[12/15 03:06:37    144s] [NR-eGR] met3 has single uniform track structure
[12/15 03:06:37    144s] [NR-eGR] met4 has single uniform track structure
[12/15 03:06:37    144s] [NR-eGR] met5 has single uniform track structure
[12/15 03:06:37    144s] (I)      =============== Default via ===============
[12/15 03:06:37    144s] (I)      +---+------------------+------------------+
[12/15 03:06:37    144s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/15 03:06:37    144s] (I)      +---+------------------+------------------+
[12/15 03:06:37    144s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/15 03:06:37    144s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/15 03:06:37    144s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/15 03:06:37    144s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/15 03:06:37    144s] (I)      +---+------------------+------------------+
[12/15 03:06:37    144s] [NR-eGR] Read 6040 PG shapes
[12/15 03:06:37    144s] [NR-eGR] Read 0 clock shapes
[12/15 03:06:37    144s] [NR-eGR] Read 0 other shapes
[12/15 03:06:37    144s] [NR-eGR] #Routing Blockages  : 0
[12/15 03:06:37    144s] [NR-eGR] #Instance Blockages : 45786
[12/15 03:06:37    144s] [NR-eGR] #PG Blockages       : 6040
[12/15 03:06:37    144s] [NR-eGR] #Halo Blockages     : 0
[12/15 03:06:37    144s] [NR-eGR] #Boundary Blockages : 0
[12/15 03:06:37    144s] [NR-eGR] #Clock Blockages    : 0
[12/15 03:06:37    144s] [NR-eGR] #Other Blockages    : 0
[12/15 03:06:37    144s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 03:06:37    144s] (I)      Custom ignore net properties:
[12/15 03:06:37    144s] (I)      1 : NotLegal
[12/15 03:06:37    144s] (I)      Default ignore net properties:
[12/15 03:06:37    144s] (I)      1 : Special
[12/15 03:06:37    144s] (I)      2 : Analog
[12/15 03:06:37    144s] (I)      3 : Fixed
[12/15 03:06:37    144s] (I)      4 : Skipped
[12/15 03:06:37    144s] (I)      5 : MixedSignal
[12/15 03:06:37    144s] (I)      Prerouted net properties:
[12/15 03:06:37    144s] (I)      1 : NotLegal
[12/15 03:06:37    144s] (I)      2 : Special
[12/15 03:06:37    144s] (I)      3 : Analog
[12/15 03:06:37    144s] (I)      4 : Fixed
[12/15 03:06:37    144s] (I)      5 : Skipped
[12/15 03:06:37    144s] (I)      6 : MixedSignal
[12/15 03:06:37    144s] [NR-eGR] Early global route reroute all routable nets
[12/15 03:06:37    144s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 03:06:37    144s] [NR-eGR] Read 12153 nets ( ignored 0 )
[12/15 03:06:37    144s] (I)        Front-side 12153 ( ignored 0 )
[12/15 03:06:37    144s] (I)        Back-side  0 ( ignored 0 )
[12/15 03:06:37    144s] (I)        Both-side  0 ( ignored 0 )
[12/15 03:06:37    144s] (I)      early_global_route_priority property id does not exist.
[12/15 03:06:37    144s] (I)      Read Num Blocks=51826  Num Prerouted Wires=0  Num CS=0
[12/15 03:06:37    144s] (I)      Layer 1 (V) : #blockages 10351 : #preroutes 0
[12/15 03:06:37    145s] (I)      Layer 2 (H) : #blockages 32558 : #preroutes 0
[12/15 03:06:37    145s] (I)      Layer 3 (V) : #blockages 6335 : #preroutes 0
[12/15 03:06:37    145s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/15 03:06:37    145s] (I)      Number of ignored nets                =      0
[12/15 03:06:37    145s] (I)      Number of connected nets              =      0
[12/15 03:06:37    145s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 03:06:37    145s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/15 03:06:37    145s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 03:06:37    145s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 03:06:37    145s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 03:06:37    145s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 03:06:37    145s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 03:06:37    145s] (I)      Ndr track 0 does not exist
[12/15 03:06:37    145s] (I)      ---------------------Grid Graph Info--------------------
[12/15 03:06:37    145s] (I)      Routing area        : (0, 0) - (1547330, 1563665)
[12/15 03:06:37    145s] (I)      Core area           : (480220, 480220) - (1067310, 1080520)
[12/15 03:06:37    145s] (I)      Site width          :   460  (dbu)
[12/15 03:06:37    145s] (I)      Row height          :  4140  (dbu)
[12/15 03:06:37    145s] (I)      GCell row height    :  4140  (dbu)
[12/15 03:06:37    145s] (I)      GCell width         :  4140  (dbu)
[12/15 03:06:37    145s] (I)      GCell height        :  4140  (dbu)
[12/15 03:06:37    145s] (I)      Grid                :   373   377     5
[12/15 03:06:37    145s] (I)      Layer numbers       :     1     2     3     4     5
[12/15 03:06:37    145s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/15 03:06:37    145s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/15 03:06:37    145s] (I)      Default wire width  :   140   140   300   300  1600
[12/15 03:06:37    145s] (I)      Default wire space  :   140   140   300   300  1600
[12/15 03:06:37    145s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/15 03:06:37    145s] (I)      Default pitch size  :   280   460   610   615  3660
[12/15 03:06:37    145s] (I)      First track coord   :   440   440   760   520  4420
[12/15 03:06:37    145s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/15 03:06:37    145s] (I)      Total num of tracks :  3399  3363  2562  2515   426
[12/15 03:06:37    145s] (I)      Num of masks        :     1     1     1     1     1
[12/15 03:06:37    145s] (I)      Num of trim masks   :     0     0     0     0     0
[12/15 03:06:37    145s] (I)      --------------------------------------------------------
[12/15 03:06:37    145s] 
[12/15 03:06:37    145s] [NR-eGR] ============ Routing rule table ============
[12/15 03:06:37    145s] [NR-eGR] Rule id: 0  Nets: 12109
[12/15 03:06:37    145s] [NR-eGR] ========================================
[12/15 03:06:37    145s] [NR-eGR] 
[12/15 03:06:37    145s] (I)      ======== NDR :  =========
[12/15 03:06:37    145s] (I)      +--------------+--------+
[12/15 03:06:37    145s] (I)      |           ID |      0 |
[12/15 03:06:37    145s] (I)      |         Name |        |
[12/15 03:06:37    145s] (I)      |      Default |    yes |
[12/15 03:06:37    145s] (I)      |  Clk Special |     no |
[12/15 03:06:37    145s] (I)      | Hard spacing |     no |
[12/15 03:06:37    145s] (I)      |    NDR track | (none) |
[12/15 03:06:37    145s] (I)      |      NDR via | (none) |
[12/15 03:06:37    145s] (I)      |  Extra space |      0 |
[12/15 03:06:37    145s] (I)      |      Shields |      0 |
[12/15 03:06:37    145s] (I)      |   Demand (H) |      1 |
[12/15 03:06:37    145s] (I)      |   Demand (V) |      1 |
[12/15 03:06:37    145s] (I)      |        #Nets |  12109 |
[12/15 03:06:37    145s] (I)      +--------------+--------+
[12/15 03:06:37    145s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:06:37    145s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/15 03:06:37    145s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:06:37    145s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/15 03:06:37    145s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/15 03:06:37    145s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/15 03:06:37    145s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/15 03:06:37    145s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:06:37    145s] (I)      =============== Blocked Tracks ===============
[12/15 03:06:37    145s] (I)      +-------+---------+----------+---------------+
[12/15 03:06:37    145s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 03:06:37    145s] (I)      +-------+---------+----------+---------------+
[12/15 03:06:37    145s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 03:06:37    145s] (I)      |     2 | 1267851 |   661739 |        52.19% |
[12/15 03:06:37    145s] (I)      |     3 |  955626 |   491241 |        51.41% |
[12/15 03:06:37    145s] (I)      |     4 |  948155 |   555284 |        58.56% |
[12/15 03:06:37    145s] (I)      |     5 |  158898 |    94179 |        59.27% |
[12/15 03:06:37    145s] (I)      +-------+---------+----------+---------------+
[12/15 03:06:37    145s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.81 MB )
[12/15 03:06:37    145s] (I)      Reset routing kernel
[12/15 03:06:37    145s] (I)      Started Global Routing ( Curr Mem: 3.81 MB )
[12/15 03:06:37    145s] (I)      totalPins=36542  totalGlobalPin=35420 (96.93%)
[12/15 03:06:37    145s] (I)      ================= Net Group Info =================
[12/15 03:06:37    145s] (I)      +----+----------------+--------------+-----------+
[12/15 03:06:37    145s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/15 03:06:37    145s] (I)      +----+----------------+--------------+-----------+
[12/15 03:06:37    145s] (I)      |  1 |          12109 |      met2(2) |   met5(5) |
[12/15 03:06:37    145s] (I)      +----+----------------+--------------+-----------+
[12/15 03:06:37    145s] (I)      total 2D Cap : 1566353 = (533186 H, 1033167 V)
[12/15 03:06:37    145s] (I)      total 2D Demand : 1121 = (0 H, 1121 V)
[12/15 03:06:37    145s] (I)      Adjusted 0 GCells for pin access
[12/15 03:06:37    145s] [NR-eGR] Layer group 1: route 12109 net(s) in layer range [2, 5]
[12/15 03:06:37    145s] (I)      
[12/15 03:06:37    145s] (I)      ============  Phase 1a Route ============
[12/15 03:06:37    145s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 95
[12/15 03:06:37    145s] (I)      Usage: 99222 = (48856 H, 50366 V) = (9.16% H, 4.87% V) = (2.023e+05um H, 2.085e+05um V)
[12/15 03:06:37    145s] (I)      
[12/15 03:06:37    145s] (I)      ============  Phase 1b Route ============
[12/15 03:06:37    145s] (I)      Usage: 99366 = (48910 H, 50456 V) = (9.17% H, 4.88% V) = (2.025e+05um H, 2.089e+05um V)
[12/15 03:06:37    145s] (I)      Overflow of layer group 1: 1.03% H + 0.05% V. EstWL: 4.113752e+05um
[12/15 03:06:37    145s] (I)      Congestion metric : 3.08%H 0.16%V, 3.23%HV
[12/15 03:06:37    145s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 03:06:37    145s] (I)      
[12/15 03:06:37    145s] (I)      ============  Phase 1c Route ============
[12/15 03:06:37    145s] (I)      Level2 Grid: 75 x 76
[12/15 03:06:37    145s] (I)      Usage: 99846 = (49108 H, 50738 V) = (9.21% H, 4.91% V) = (2.033e+05um H, 2.101e+05um V)
[12/15 03:06:37    145s] (I)      
[12/15 03:06:37    145s] (I)      ============  Phase 1d Route ============
[12/15 03:06:37    145s] (I)      Usage: 99872 = (49114 H, 50758 V) = (9.21% H, 4.91% V) = (2.033e+05um H, 2.101e+05um V)
[12/15 03:06:37    145s] (I)      
[12/15 03:06:37    145s] (I)      ============  Phase 1e Route ============
[12/15 03:06:37    145s] (I)      Usage: 99912 = (49140 H, 50772 V) = (9.22% H, 4.91% V) = (2.034e+05um H, 2.102e+05um V)
[12/15 03:06:37    145s] [NR-eGR] Early Global Route overflow of layer group 1: 1.02% H + 0.02% V. EstWL: 4.136357e+05um
[12/15 03:06:37    145s] (I)      
[12/15 03:06:37    145s] (I)      ============  Phase 1l Route ============
[12/15 03:06:37    145s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 03:06:37    145s] (I)      Layer  2:     634734     52273         1      598077      664155    (47.38%) 
[12/15 03:06:37    145s] (I)      Layer  3:     468682    101885      8179      465112      486708    (48.87%) 
[12/15 03:06:37    145s] (I)      Layer  4:     400428     26016       340      501014      443094    (53.07%) 
[12/15 03:06:37    145s] (I)      Layer  5:      65793      5778        85       91182       67455    (57.48%) 
[12/15 03:06:37    145s] (I)      Total:       1569637    185952      8605     1655384     1661410    (49.91%) 
[12/15 03:06:37    145s] (I)      
[12/15 03:06:37    145s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 03:06:37    145s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/15 03:06:37    145s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/15 03:06:37    145s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[12/15 03:06:37    145s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/15 03:06:37    145s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 03:06:37    145s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 03:06:37    145s] [NR-eGR]    met3 ( 3)      2586( 3.61%)       925( 1.29%)       233( 0.32%)        28( 0.04%)   ( 5.26%) 
[12/15 03:06:37    145s] [NR-eGR]    met4 ( 4)       201( 0.31%)        22( 0.03%)         2( 0.00%)         0( 0.00%)   ( 0.34%) 
[12/15 03:06:37    145s] [NR-eGR]    met5 ( 5)        85( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[12/15 03:06:37    145s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/15 03:06:37    145s] [NR-eGR]        Total      2873( 1.06%)       947( 0.35%)       235( 0.09%)        28( 0.01%)   ( 1.51%) 
[12/15 03:06:37    145s] [NR-eGR] 
[12/15 03:06:37    145s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.12 sec, Curr Mem: 3.81 MB )
[12/15 03:06:37    145s] (I)      Updating congestion map
[12/15 03:06:37    145s] (I)      total 2D Cap : 1573574 = (536050 H, 1037524 V)
[12/15 03:06:37    145s] [NR-eGR] Overflow after Early Global Route 3.59% H + 0.01% V
[12/15 03:06:37    145s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.21 sec, Curr Mem: 3.81 MB )
[12/15 03:06:37    145s] Early Global Route congestion estimation runtime: 0.22 seconds, mem = 3989.4M
[12/15 03:06:37    145s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.363, REAL:0.220, MEM:3989.4M, EPOCH TIME: 1734228397.564845
[12/15 03:06:37    145s] OPERPROF: Starting HotSpotCal at level 1, MEM:3989.4M, EPOCH TIME: 1734228397.564868
[12/15 03:06:37    145s] [hotspot] +------------+---------------+---------------+
[12/15 03:06:37    145s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 03:06:37    145s] [hotspot] +------------+---------------+---------------+
[12/15 03:06:37    145s] [hotspot] | normalized |          6.43 |         67.28 |
[12/15 03:06:37    145s] [hotspot] +------------+---------------+---------------+
[12/15 03:06:37    145s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.43, normalized total congestion hotspot area = 67.28 (area is in unit of 4 std-cell row bins)
[12/15 03:06:37    145s] [hotspot] max/total 6.43/67.28, big hotspot (>10) total 11.80
[12/15 03:06:37    145s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/15 03:06:37    145s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:37    145s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/15 03:06:37    145s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:37    145s] [hotspot] |  1  |   898.36   832.12   964.60   898.36 |        5.44   |
[12/15 03:06:37    145s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:37    145s] [hotspot] |  2  |   832.12   567.16   898.36   633.40 |        4.20   |
[12/15 03:06:37    145s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:37    145s] [hotspot] |  3  |   633.40   865.24   699.64   931.48 |        4.20   |
[12/15 03:06:37    145s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:37    145s] [hotspot] |  4  |   567.16   931.48   633.40   997.72 |        4.20   |
[12/15 03:06:37    145s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:37    145s] [hotspot] |  5  |   765.88   699.64   832.12   765.88 |        3.93   |
[12/15 03:06:37    145s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:37    145s] Top 5 hotspots total area: 21.97
[12/15 03:06:37    145s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.011, REAL:0.006, MEM:3989.4M, EPOCH TIME: 1734228397.570457
[12/15 03:06:37    145s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3989.4M, EPOCH TIME: 1734228397.571149
[12/15 03:06:37    145s] Starting Early Global Route wiring: mem = 3989.4M
[12/15 03:06:37    145s] (I)      Running track assignment and export wires
[12/15 03:06:37    145s] (I)      Delete wires for 12109 nets 
[12/15 03:06:37    145s] (I)      ============= Track Assignment ============
[12/15 03:06:37    145s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.81 MB )
[12/15 03:06:37    145s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/15 03:06:37    145s] (I)      Run Multi-thread track assignment
[12/15 03:06:37    145s] (I)      Finished Track Assignment (8T) ( CPU: 0.17 sec, Real: 0.03 sec, Curr Mem: 3.83 MB )
[12/15 03:06:37    145s] (I)      Started Export ( Curr Mem: 3.83 MB )
[12/15 03:06:37    145s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/15 03:06:37    145s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/15 03:06:37    145s] [NR-eGR] --------------------------------------------------------------------------
[12/15 03:06:37    145s] [NR-eGR]               Length (um)   Vias 
[12/15 03:06:37    145s] [NR-eGR] ---------------------------------
[12/15 03:06:37    145s] [NR-eGR]  met1  (1H)             0  36238 
[12/15 03:06:37    145s] [NR-eGR]  met2  (2V)        182042  47902 
[12/15 03:06:37    145s] [NR-eGR]  met3  (3H)        188363   8231 
[12/15 03:06:37    145s] [NR-eGR]  met4  (4V)         40576   6158 
[12/15 03:06:37    145s] [NR-eGR]  met5  (5H)         20546      0 
[12/15 03:06:37    145s] [NR-eGR] ---------------------------------
[12/15 03:06:37    145s] [NR-eGR]        Total       431526  98529 
[12/15 03:06:37    145s] [NR-eGR] --------------------------------------------------------------------------
[12/15 03:06:37    145s] [NR-eGR] Total half perimeter of net bounding box: 320111um
[12/15 03:06:37    145s] [NR-eGR] Total length: 431526um, number of vias: 98529
[12/15 03:06:37    145s] [NR-eGR] --------------------------------------------------------------------------
[12/15 03:06:37    145s] (I)      == Layer wire length by net rule ==
[12/15 03:06:37    145s] (I)                     Default 
[12/15 03:06:37    145s] (I)      -----------------------
[12/15 03:06:37    145s] (I)       met1  (1H)        0um 
[12/15 03:06:37    145s] (I)       met2  (2V)   182042um 
[12/15 03:06:37    145s] (I)       met3  (3H)   188363um 
[12/15 03:06:37    145s] (I)       met4  (4V)    40576um 
[12/15 03:06:37    145s] (I)       met5  (5H)    20546um 
[12/15 03:06:37    145s] (I)      -----------------------
[12/15 03:06:37    145s] (I)             Total  431526um 
[12/15 03:06:37    145s] (I)      == Layer via count by net rule ==
[12/15 03:06:37    145s] (I)                    Default 
[12/15 03:06:37    145s] (I)      ----------------------
[12/15 03:06:37    145s] (I)       met1  (1H)     36238 
[12/15 03:06:37    145s] (I)       met2  (2V)     47902 
[12/15 03:06:37    145s] (I)       met3  (3H)      8231 
[12/15 03:06:37    145s] (I)       met4  (4V)      6158 
[12/15 03:06:37    145s] (I)       met5  (5H)         0 
[12/15 03:06:37    145s] (I)      ----------------------
[12/15 03:06:37    145s] (I)             Total    98529 
[12/15 03:06:37    145s] (I)      Finished Export ( CPU: 0.15 sec, Real: 0.09 sec, Curr Mem: 3.71 MB )
[12/15 03:06:37    145s] eee: RC Grid Memory freed=91260
[12/15 03:06:37    145s] (I)      Global routing data unavailable, rerun eGR
[12/15 03:06:37    145s] (I)      Initializing eGR engine (regular)
[12/15 03:06:37    145s] Set min layer with default ( 2 )
[12/15 03:06:37    145s] Set max layer with default ( 127 )
[12/15 03:06:37    145s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:37    145s] Min route layer (adjusted) = 2
[12/15 03:06:37    145s] Max route layer (adjusted) = 5
[12/15 03:06:37    145s] Early Global Route wiring runtime: 0.14 seconds, mem = 3960.7M
[12/15 03:06:37    145s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.340, REAL:0.142, MEM:3960.7M, EPOCH TIME: 1734228397.713280
[12/15 03:06:37    145s] Tdgp not enabled or already been cleared! skip clearing
[12/15 03:06:37    145s] 
[12/15 03:06:37    145s] *** Finished incrementalPlace (cpu=0:00:21.0, real=0:00:05.0)***
[12/15 03:06:37    145s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3960.7M, EPOCH TIME: 1734228397.721968
[12/15 03:06:37    145s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3960.7M, EPOCH TIME: 1734228397.722009
[12/15 03:06:37    145s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3960.7M, EPOCH TIME: 1734228397.724036
[12/15 03:06:37    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:37    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:37    145s] Cell fpga_top LLGs are deleted
[12/15 03:06:37    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:37    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:37    145s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3927.7M, EPOCH TIME: 1734228397.725334
[12/15 03:06:37    145s] Start to check current routing status for nets...
[12/15 03:06:37    145s] All nets are already routed correctly.
[12/15 03:06:37    145s] End to check current routing status for nets (mem=3927.7M)
[12/15 03:06:37    145s] Extraction called for design 'fpga_top' of instances=12077 and nets=14819 using extraction engine 'preRoute' .
[12/15 03:06:37    145s] PreRoute RC Extraction called for design fpga_top.
[12/15 03:06:37    145s] RC Extraction called in multi-corner(1) mode.
[12/15 03:06:37    145s] RCMode: PreRoute
[12/15 03:06:37    145s]       RC Corner Indexes            0   
[12/15 03:06:37    145s] Capacitance Scaling Factor   : 1.00000 
[12/15 03:06:37    145s] Resistance Scaling Factor    : 1.00000 
[12/15 03:06:37    145s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 03:06:37    145s] Clock Res. Scaling Factor    : 1.00000 
[12/15 03:06:37    145s] Shrink Factor                : 1.00000
[12/15 03:06:37    145s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 03:06:37    145s] Using Quantus QRC technology file ...
[12/15 03:06:37    145s] eee: Trim Metal Layers: { }
[12/15 03:06:37    145s] eee: RC Grid Memory allocated=91260
[12/15 03:06:37    145s] eee: LayerId=1 widthSet size=1
[12/15 03:06:37    145s] eee: LayerId=2 widthSet size=1
[12/15 03:06:37    145s] eee: LayerId=3 widthSet size=1
[12/15 03:06:37    145s] eee: LayerId=4 widthSet size=1
[12/15 03:06:37    145s] eee: LayerId=5 widthSet size=1
[12/15 03:06:37    145s] eee: Total RC Grid memory=91260
[12/15 03:06:37    145s] Updating RC grid for preRoute extraction ...
[12/15 03:06:37    145s] eee: Metal Layers Info:
[12/15 03:06:37    145s] eee: L: met1 met2 met3 met4 met5
[12/15 03:06:37    145s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/15 03:06:37    145s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/15 03:06:37    145s] eee: pegSigSF=1.070000
[12/15 03:06:37    145s] Initializing multi-corner resistance tables ...
[12/15 03:06:37    145s] eee: l=1 avDens=0.103405 usedTrk=2434.554593 availTrk=23543.811271 sigTrk=2434.554593
[12/15 03:06:37    145s] eee: l=2 avDens=0.110506 usedTrk=4397.150465 availTrk=39790.966136 sigTrk=4397.150465
[12/15 03:06:37    145s] eee: l=3 avDens=0.162652 usedTrk=4564.549637 availTrk=28063.327661 sigTrk=4564.549637
[12/15 03:06:37    145s] eee: l=4 avDens=0.064564 usedTrk=1673.870288 availTrk=25925.610833 sigTrk=1673.870288
[12/15 03:06:37    145s] eee: l=5 avDens=0.178000 usedTrk=925.041738 availTrk=5196.871168 sigTrk=925.041738
[12/15 03:06:37    145s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:06:37    145s] eee: LAM-FP: thresh=1 ; dimX=3363.760870 ; dimY=3399.271739 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/15 03:06:37    145s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.300476 uaWl=1.000000 uaWlH=0.141600 aWlH=0.000000 lMod=0 pMax=0.841900 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/15 03:06:37    145s] eee: NetCapCache creation started. (Current Mem: 3927.676M) 
[12/15 03:06:37    145s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3927.676M) 
[12/15 03:06:37    145s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3927.676M)
[12/15 03:06:38    145s] Compute RC Scale Done ...
[12/15 03:06:38    145s] **optDesign ... cpu = 0:00:39, real = 0:00:28, mem = 2720.3M, totSessionCpu=0:02:26 **
[12/15 03:06:38    146s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 03:06:38    146s] #################################################################################
[12/15 03:06:38    146s] # Design Stage: PreRoute
[12/15 03:06:38    146s] # Design Name: fpga_top
[12/15 03:06:38    146s] # Design Mode: 130nm
[12/15 03:06:38    146s] # Analysis Mode: MMMC Non-OCV 
[12/15 03:06:38    146s] # Parasitics Mode: No SPEF/RCDB 
[12/15 03:06:38    146s] # Signoff Settings: SI Off 
[12/15 03:06:38    146s] #################################################################################
[12/15 03:06:38    146s] Topological Sorting (REAL = 0:00:00.0, MEM = 3891.9M, InitMEM = 3891.9M)
[12/15 03:06:38    146s] Calculate delays in BcWc mode...
[12/15 03:06:38    146s] Start delay calculation (fullDC) (8 T). (MEM=3896.89)
[12/15 03:06:38    146s] End AAE Lib Interpolated Model. (MEM=3908.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:06:38    148s] Total number of fetched objects 14094
[12/15 03:06:38    148s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:06:38    148s] End delay calculation. (MEM=4327.96 CPU=0:00:01.4 REAL=0:00:00.0)
[12/15 03:06:38    148s] End delay calculation (fullDC). (MEM=4327.96 CPU=0:00:01.8 REAL=0:00:00.0)
[12/15 03:06:38    148s] *** CDM Built up (cpu=0:00:02.4  real=0:00:00.0  mem= 4328.0M) ***
[12/15 03:06:38    148s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:24.3/0:00:06.6 (3.7), totSession cpu/real = 0:02:29.0/0:05:30.6 (0.5), mem = 4328.0M
[12/15 03:06:38    148s] 
[12/15 03:06:38    148s] =============================================================================================
[12/15 03:06:38    148s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         22.33-s094_1
[12/15 03:06:38    148s] =============================================================================================
[12/15 03:06:38    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:38    148s] ---------------------------------------------------------------------------------------------
[12/15 03:06:38    148s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:38    148s] [ RefinePlace            ]      1   0:00:00.6  (   8.8 % )     0:00:00.6 /  0:00:00.9    1.6
[12/15 03:06:38    148s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[12/15 03:06:38    148s] [ ExtractRC              ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.3
[12/15 03:06:38    148s] [ FullDelayCalc          ]      1   0:00:00.6  (   8.7 % )     0:00:00.6 /  0:00:02.4    4.2
[12/15 03:06:38    148s] [ TimingUpdate           ]      4   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:01.1    3.7
[12/15 03:06:38    148s] [ MISC                   ]          0:00:05.1  (  77.0 % )     0:00:05.1 /  0:00:19.9    3.9
[12/15 03:06:38    148s] ---------------------------------------------------------------------------------------------
[12/15 03:06:38    148s]  IncrReplace #1 TOTAL               0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:24.3    3.7
[12/15 03:06:38    148s] ---------------------------------------------------------------------------------------------
[12/15 03:06:38    148s] 
[12/15 03:06:38    148s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[12/15 03:06:38    149s] Deleting Lib Analyzer.
[12/15 03:06:38    149s] Begin: GigaOpt DRV Optimization
[12/15 03:06:38    149s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[12/15 03:06:38    149s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:29.2/0:05:30.7 (0.5), mem = 4360.0M
[12/15 03:06:39    149s] Info: 44 io nets excluded
[12/15 03:06:39    149s] Info: 2 clock nets excluded from IPO operation.
[12/15 03:06:39    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.125374.8
[12/15 03:06:39    149s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/15 03:06:39    149s] 
[12/15 03:06:39    149s] Creating Lib Analyzer ...
[12/15 03:06:39    149s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/15 03:06:39    149s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/15 03:06:39    149s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/15 03:06:39    149s] 
[12/15 03:06:39    149s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:06:39    149s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:29 mem=4360.0M
[12/15 03:06:39    149s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:29 mem=4360.0M
[12/15 03:06:39    149s] Creating Lib Analyzer, finished. 
[12/15 03:06:39    149s] 
[12/15 03:06:39    149s] Active Setup views: VIEW_SETUP 
[12/15 03:06:39    149s] Cell fpga_top LLGs are deleted
[12/15 03:06:39    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:39    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:39    149s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4360.0M, EPOCH TIME: 1734228399.244461
[12/15 03:06:39    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:39    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:39    149s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4360.0M, EPOCH TIME: 1734228399.244726
[12/15 03:06:39    149s] Max number of tech site patterns supported in site array is 256.
[12/15 03:06:39    149s] Core basic site is CoreSite
[12/15 03:06:39    149s] After signature check, allow fast init is true, keep pre-filter is true.
[12/15 03:06:39    149s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/15 03:06:39    149s] Fast DP-INIT is on for default
[12/15 03:06:39    149s] Atter site array init, number of instance map data is 0.
[12/15 03:06:39    149s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.011, REAL:0.006, MEM:4360.0M, EPOCH TIME: 1734228399.250470
[12/15 03:06:39    149s] 
[12/15 03:06:39    149s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:39    149s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.008, MEM:4360.0M, EPOCH TIME: 1734228399.252339
[12/15 03:06:39    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:39    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:39    149s] [oiPhyDebug] optDemand 1670824466800.00, spDemand 177960466800.00.
[12/15 03:06:39    149s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12077
[12/15 03:06:39    149s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/15 03:06:39    149s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:29 mem=4360.0M
[12/15 03:06:39    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:4360.0M, EPOCH TIME: 1734228399.255009
[12/15 03:06:39    149s] Processing tracks to init pin-track alignment.
[12/15 03:06:39    149s] z: 2, totalTracks: 1
[12/15 03:06:39    149s] z: 4, totalTracks: 1
[12/15 03:06:39    149s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:39    149s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4360.0M, EPOCH TIME: 1734228399.258910
[12/15 03:06:39    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:39    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:39    149s] 
[12/15 03:06:39    149s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:39    149s] OPERPROF:     Starting CMU at level 3, MEM:4360.0M, EPOCH TIME: 1734228399.261764
[12/15 03:06:39    149s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4360.0M, EPOCH TIME: 1734228399.262254
[12/15 03:06:39    149s] 
[12/15 03:06:39    149s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:39    149s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4360.0M, EPOCH TIME: 1734228399.263038
[12/15 03:06:39    149s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4360.0M, EPOCH TIME: 1734228399.263064
[12/15 03:06:39    149s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4360.0M, EPOCH TIME: 1734228399.263159
[12/15 03:06:39    149s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4360.0MB).
[12/15 03:06:39    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:4360.0M, EPOCH TIME: 1734228399.264208
[12/15 03:06:39    149s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:39    149s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12077
[12/15 03:06:39    149s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=4360.0M
[12/15 03:06:39    149s] ### Creating RouteCongInterface, started
[12/15 03:06:39    149s] 
[12/15 03:06:39    149s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/15 03:06:39    149s] 
[12/15 03:06:39    149s] #optDebug: {0, 1.000}
[12/15 03:06:39    149s] ### Creating RouteCongInterface, finished
[12/15 03:06:39    149s] {MG  {4 0 40.9 0.699174} }
[12/15 03:06:39    149s] AoF 2314.0780um
[12/15 03:06:39    149s] [GPS-DRV] Optimizer inputs ============================= 
[12/15 03:06:39    149s] [GPS-DRV] drvFixingStage: Small Scale
[12/15 03:06:39    149s] [GPS-DRV] costLowerBound: 0.1
[12/15 03:06:39    149s] [GPS-DRV] setupTNSCost  : 3
[12/15 03:06:39    149s] [GPS-DRV] maxIter       : 3
[12/15 03:06:39    149s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/15 03:06:39    149s] [GPS-DRV] Optimizer parameters ============================= 
[12/15 03:06:39    149s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/15 03:06:39    149s] [GPS-DRV] maxDensity (design): 0.95
[12/15 03:06:39    149s] [GPS-DRV] maxLocalDensity: 1.2
[12/15 03:06:39    149s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[12/15 03:06:39    149s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[12/15 03:06:39    149s] [GPS-DRV] All active and enabled setup views
[12/15 03:06:39    149s] [GPS-DRV]     VIEW_SETUP
[12/15 03:06:39    149s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/15 03:06:39    149s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/15 03:06:39    149s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/15 03:06:39    149s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/15 03:06:39    149s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/15 03:06:39    149s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4488.0M, EPOCH TIME: 1734228399.483697
[12/15 03:06:39    149s] Found 0 hard placement blockage before merging.
[12/15 03:06:39    149s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4488.0M, EPOCH TIME: 1734228399.483799
[12/15 03:06:39    149s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[12/15 03:06:39    149s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/15 03:06:39    149s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 03:06:39    149s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/15 03:06:39    149s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 03:06:39    149s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/15 03:06:39    149s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 03:06:39    150s] Info: violation cost 8.440918 (cap = 1.048627, tran = 7.392292, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 03:06:39    150s] |    11|   279|    -0.05|    17|    17|    -0.02|     0|     0|     0|     0|    -3.69|     0.00|       0|       0|       0| 50.51%|          |         |
[12/15 03:06:39    151s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 03:06:39    151s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.69|     0.00|      13|       0|       9| 50.55%| 0:00:00.0|  4602.4M|
[12/15 03:06:39    151s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 03:06:39    151s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.69|     0.00|       0|       0|       0| 50.55%| 0:00:00.0|  4602.4M|
[12/15 03:06:39    151s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 03:06:39    151s] Bottom Preferred Layer:
[12/15 03:06:39    151s]     None
[12/15 03:06:39    151s] Via Pillar Rule:
[12/15 03:06:39    151s]     None
[12/15 03:06:39    151s] 
[12/15 03:06:39    151s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:00.0 mem=4602.4M) ***
[12/15 03:06:39    151s] 
[12/15 03:06:39    151s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4602.4M, EPOCH TIME: 1734228399.973903
[12/15 03:06:39    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12038).
[12/15 03:06:39    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:39    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:39    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:39    151s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.009, MEM:4503.4M, EPOCH TIME: 1734228399.983204
[12/15 03:06:39    151s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4503.4M, EPOCH TIME: 1734228399.983512
[12/15 03:06:39    151s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4503.4M, EPOCH TIME: 1734228399.983548
[12/15 03:06:39    151s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4503.4M, EPOCH TIME: 1734228399.987613
[12/15 03:06:39    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:39    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:39    151s] 
[12/15 03:06:39    151s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:39    151s] OPERPROF:       Starting CMU at level 4, MEM:4503.4M, EPOCH TIME: 1734228399.990598
[12/15 03:06:39    151s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:4503.4M, EPOCH TIME: 1734228399.991071
[12/15 03:06:39    151s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.005, REAL:0.004, MEM:4503.4M, EPOCH TIME: 1734228399.991863
[12/15 03:06:39    151s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4503.4M, EPOCH TIME: 1734228399.991886
[12/15 03:06:39    151s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4503.4M, EPOCH TIME: 1734228399.991981
[12/15 03:06:39    151s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4503.4M, EPOCH TIME: 1734228399.992990
[12/15 03:06:39    151s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4503.4M, EPOCH TIME: 1734228399.993082
[12/15 03:06:39    151s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:4503.4M, EPOCH TIME: 1734228399.993122
[12/15 03:06:39    151s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.010, REAL:0.010, MEM:4503.4M, EPOCH TIME: 1734228399.993135
[12/15 03:06:39    151s] TDRefine: refinePlace mode is spiral
[12/15 03:06:39    151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.125374.4
[12/15 03:06:39    151s] OPERPROF: Starting Refine-Place at level 1, MEM:4503.4M, EPOCH TIME: 1734228399.993170
[12/15 03:06:39    151s] *** Starting refinePlace (0:02:31 mem=4503.4M) ***
[12/15 03:06:39    151s] Total net bbox length = 3.210e+05 (1.609e+05 1.601e+05) (ext = 5.096e+04)
[12/15 03:06:39    151s] 
[12/15 03:06:39    151s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:40    151s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 03:06:40    151s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:40    151s] Set min layer with default ( 2 )
[12/15 03:06:40    151s] Set max layer with default ( 127 )
[12/15 03:06:40    151s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:40    151s] Min route layer (adjusted) = 2
[12/15 03:06:40    151s] Max route layer (adjusted) = 5
[12/15 03:06:40    151s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:40    151s] Set min layer with default ( 2 )
[12/15 03:06:40    151s] Set max layer with default ( 127 )
[12/15 03:06:40    151s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:40    151s] Min route layer (adjusted) = 2
[12/15 03:06:40    151s] Max route layer (adjusted) = 5
[12/15 03:06:40    151s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4503.4M, EPOCH TIME: 1734228400.004389
[12/15 03:06:40    151s] Starting refinePlace ...
[12/15 03:06:40    151s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:40    151s] Set min layer with default ( 2 )
[12/15 03:06:40    151s] Set max layer with default ( 127 )
[12/15 03:06:40    151s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:40    151s] Min route layer (adjusted) = 2
[12/15 03:06:40    151s] Max route layer (adjusted) = 5
[12/15 03:06:40    151s] One DDP V2 for no tweak run.
[12/15 03:06:40    151s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:40    151s] Set min layer with default ( 2 )
[12/15 03:06:40    151s] Set max layer with default ( 127 )
[12/15 03:06:40    151s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:40    151s] Min route layer (adjusted) = 2
[12/15 03:06:40    151s] Max route layer (adjusted) = 5
[12/15 03:06:40    151s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:4615.4M, EPOCH TIME: 1734228400.020899
[12/15 03:06:40    151s] DDP initSite1 nrRow 145 nrJob 145
[12/15 03:06:40    151s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:4615.4M, EPOCH TIME: 1734228400.020944
[12/15 03:06:40    151s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:4615.4M, EPOCH TIME: 1734228400.021054
[12/15 03:06:40    151s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:4615.4M, EPOCH TIME: 1734228400.021075
[12/15 03:06:40    151s] DDP markSite nrRow 145 nrJob 145
[12/15 03:06:40    151s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:4615.4M, EPOCH TIME: 1734228400.021206
[12/15 03:06:40    151s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.000, MEM:4615.4M, EPOCH TIME: 1734228400.021227
[12/15 03:06:40    151s]   Spread Effort: high, pre-route mode, useDDP on.
[12/15 03:06:40    151s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4503.4MB) @(0:02:31 - 0:02:31).
[12/15 03:06:40    151s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 03:06:40    151s] wireLenOptFixPriorityInst 0 inst fixed
[12/15 03:06:40    151s] 
[12/15 03:06:40    151s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/15 03:06:40    151s] Move report: legalization moves 16 insts, mean move: 2.99 um, max move: 8.28 um spiral
[12/15 03:06:40    151s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/FE_OFC538_mux_tree_size60_2_sram_2): (1011.98, 1001.86) --> (1011.98, 1010.14)
[12/15 03:06:40    151s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/15 03:06:40    151s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 03:06:40    151s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=4480.6MB) @(0:02:31 - 0:02:32).
[12/15 03:06:40    151s] Move report: Detail placement moves 16 insts, mean move: 2.99 um, max move: 8.28 um 
[12/15 03:06:40    151s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/FE_OFC538_mux_tree_size60_2_sram_2): (1011.98, 1001.86) --> (1011.98, 1010.14)
[12/15 03:06:40    151s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4480.6MB
[12/15 03:06:40    151s] Statistics of distance of Instance movement in refine placement:
[12/15 03:06:40    151s]   maximum (X+Y) =         8.28 um
[12/15 03:06:40    151s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/FE_OFC538_mux_tree_size60_2_sram_2) with max move: (1011.98, 1001.86) -> (1011.98, 1010.14)
[12/15 03:06:40    151s]   mean    (X+Y) =         2.99 um
[12/15 03:06:40    151s] Summary Report:
[12/15 03:06:40    151s] Instances move: 16 (out of 12038 movable)
[12/15 03:06:40    151s] Instances flipped: 0
[12/15 03:06:40    151s] Mean displacement: 2.99 um
[12/15 03:06:40    151s] Max displacement: 8.28 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/FE_OFC538_mux_tree_size60_2_sram_2) (1011.98, 1001.86) -> (1011.98, 1010.14)
[12/15 03:06:40    151s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
[12/15 03:06:40    151s] 	Violation at original loc: Overlapping with other instance
[12/15 03:06:40    151s] Total instances moved : 16
[12/15 03:06:40    151s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.315, REAL:0.164, MEM:4480.6M, EPOCH TIME: 1734228400.167963
[12/15 03:06:40    151s] Total net bbox length = 3.211e+05 (1.609e+05 1.602e+05) (ext = 5.096e+04)
[12/15 03:06:40    151s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 4480.6MB
[12/15 03:06:40    151s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=4480.6MB) @(0:02:31 - 0:02:32).
[12/15 03:06:40    151s] *** Finished refinePlace (0:02:32 mem=4480.6M) ***
[12/15 03:06:40    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.125374.4
[12/15 03:06:40    151s] OPERPROF: Finished Refine-Place at level 1, CPU:0.329, REAL:0.178, MEM:4480.6M, EPOCH TIME: 1734228400.171570
[12/15 03:06:40    151s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4480.6M, EPOCH TIME: 1734228400.205377
[12/15 03:06:40    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12038).
[12/15 03:06:40    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    151s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.029, REAL:0.012, MEM:4503.6M, EPOCH TIME: 1734228400.217816
[12/15 03:06:40    151s] *** maximum move = 8.28 um ***
[12/15 03:06:40    151s] *** Finished re-routing un-routed nets (4503.6M) ***
[12/15 03:06:40    151s] **ERROR: (IMPESI-2221):	No driver pad_gnd2/G_PAD is found in the delay stage for net PAD_VSS[1].
[12/15 03:06:40    151s] **ERROR: (IMPESI-2221):	No driver pad_pwr3/P_PAD is found in the delay stage for net PAD_VDD[2].
[12/15 03:06:40    151s] **ERROR: (IMPESI-2221):	No driver pad_pwr1/P_PAD is found in the delay stage for net PAD_VDD[0].
[12/15 03:06:40    151s] **ERROR: (IMPESI-2221):	No driver pad_pwr2/P_PAD is found in the delay stage for net PAD_VDD[1].
[12/15 03:06:40    151s] **ERROR: (IMPESI-2221):	No driver pad_ccff_head/gpio/PAD is found in the delay stage for net PAD_ccff_head[0].
[12/15 03:06:40    151s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
[12/15 03:06:40    151s] **ERROR: (IMPESI-2221):	No driver pad_gnd1/G_PAD is found in the delay stage for net PAD_VSS[0].
[12/15 03:06:40    151s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[14].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
[12/15 03:06:40    151s] OPERPROF: Starting DPlace-Init at level 1, MEM:4503.6M, EPOCH TIME: 1734228400.238671
[12/15 03:06:40    151s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4503.6M, EPOCH TIME: 1734228400.242980
[12/15 03:06:40    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    151s] 
[12/15 03:06:40    151s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:40    151s] OPERPROF:     Starting CMU at level 3, MEM:4503.6M, EPOCH TIME: 1734228400.246111
[12/15 03:06:40    151s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4503.6M, EPOCH TIME: 1734228400.246602
[12/15 03:06:40    151s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4503.6M, EPOCH TIME: 1734228400.247440
[12/15 03:06:40    151s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4503.6M, EPOCH TIME: 1734228400.247463
[12/15 03:06:40    151s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4503.6M, EPOCH TIME: 1734228400.247622
[12/15 03:06:40    151s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4503.6M, EPOCH TIME: 1734228400.248645
[12/15 03:06:40    151s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4503.6M, EPOCH TIME: 1734228400.248740
[12/15 03:06:40    151s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.010, MEM:4503.6M, EPOCH TIME: 1734228400.248779
[12/15 03:06:40    151s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:40    151s] 
[12/15 03:06:40    151s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=4503.6M) ***
[12/15 03:06:40    151s] Deleting 0 temporary hard placement blockage(s).
[12/15 03:06:40    151s] Total-nets :: 12166, Stn-nets :: 52, ratio :: 0.427421 %, Total-len 435830, Stn-len 13292.6
[12/15 03:06:40    151s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12090
[12/15 03:06:40    151s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4375.6M, EPOCH TIME: 1734228400.323946
[12/15 03:06:40    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    152s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.024, REAL:0.009, MEM:3960.6M, EPOCH TIME: 1734228400.332967
[12/15 03:06:40    152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.125374.8
[12/15 03:06:40    152s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:01.3 (2.1), totSession cpu/real = 0:02:32.0/0:05:32.1 (0.5), mem = 3960.6M
[12/15 03:06:40    152s] 
[12/15 03:06:40    152s] =============================================================================================
[12/15 03:06:40    152s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              22.33-s094_1
[12/15 03:06:40    152s] =============================================================================================
[12/15 03:06:40    152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:40    152s] ---------------------------------------------------------------------------------------------
[12/15 03:06:40    152s] [ SlackTraversorInit     ]      2   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/15 03:06:40    152s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  13.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 03:06:40    152s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:40    152s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    2.2
[12/15 03:06:40    152s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/15 03:06:40    152s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.6
[12/15 03:06:40    152s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:40    152s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:01.4    3.4
[12/15 03:06:40    152s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:01.3    3.3
[12/15 03:06:40    152s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:40    152s] [ OptEval                ]      1   0:00:00.3  (  24.9 % )     0:00:00.3 /  0:00:01.1    3.3
[12/15 03:06:40    152s] [ OptCommit              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/15 03:06:40    152s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    3.4
[12/15 03:06:40    152s] [ IncrDelayCalc          ]      6   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    3.9
[12/15 03:06:40    152s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    4.7
[12/15 03:06:40    152s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:40    152s] [ RefinePlace            ]      1   0:00:00.3  (  21.7 % )     0:00:00.3 /  0:00:00.5    1.8
[12/15 03:06:40    152s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:40    152s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:40    152s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    3.6
[12/15 03:06:40    152s] [ MISC                   ]          0:00:00.3  (  20.4 % )     0:00:00.3 /  0:00:00.5    1.7
[12/15 03:06:40    152s] ---------------------------------------------------------------------------------------------
[12/15 03:06:40    152s]  DrvOpt #4 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:02.8    2.1
[12/15 03:06:40    152s] ---------------------------------------------------------------------------------------------
[12/15 03:06:40    152s] 
[12/15 03:06:40    152s] End: GigaOpt DRV Optimization
[12/15 03:06:40    152s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/15 03:06:40    152s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3960.6M, EPOCH TIME: 1734228400.338597
[12/15 03:06:40    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    152s] 
[12/15 03:06:40    152s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:40    152s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.004, REAL:0.004, MEM:3960.6M, EPOCH TIME: 1734228400.342365
[12/15 03:06:40    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    152s] 
------------------------------------------------------------------
     Summary (cpu=0.05min real=0.03min mem=3960.6M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.686  |   N/A   | -3.686  |
|           TNS (ns):|-157.394 |   N/A   |-157.394 |
|    Violating Paths:|   47    |   N/A   |   47    |
|          All Paths:|   49    |   N/A   |   49    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.550%
Routing Overflow: 3.59% H and 0.01% V
------------------------------------------------------------------

[12/15 03:06:40    152s] **optDesign ... cpu = 0:00:45, real = 0:00:30, mem = 2898.0M, totSessionCpu=0:02:32 **
[12/15 03:06:40    152s] *** Timing NOT met, worst failing slack is -3.686
[12/15 03:06:40    152s] *** Check timing (0:00:00.0)
[12/15 03:06:40    152s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 03:06:40    152s] Deleting Lib Analyzer.
[12/15 03:06:40    152s] Begin: GigaOpt Optimization in WNS mode
[12/15 03:06:40    152s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/15 03:06:40    152s] Info: 44 io nets excluded
[12/15 03:06:40    152s] Info: 2 clock nets excluded from IPO operation.
[12/15 03:06:40    152s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:32.2/0:05:32.2 (0.5), mem = 3962.7M
[12/15 03:06:40    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.125374.9
[12/15 03:06:40    152s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/15 03:06:40    152s] 
[12/15 03:06:40    152s] Creating Lib Analyzer ...
[12/15 03:06:40    152s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/15 03:06:40    152s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/15 03:06:40    152s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/15 03:06:40    152s] 
[12/15 03:06:40    152s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:06:40    152s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:32 mem=3962.7M
[12/15 03:06:40    152s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:32 mem=3962.7M
[12/15 03:06:40    152s] Creating Lib Analyzer, finished. 
[12/15 03:06:40    152s] 
[12/15 03:06:40    152s] Active Setup views: VIEW_SETUP 
[12/15 03:06:40    152s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3962.7M, EPOCH TIME: 1734228400.659477
[12/15 03:06:40    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    152s] 
[12/15 03:06:40    152s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:40    152s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:3962.7M, EPOCH TIME: 1734228400.663416
[12/15 03:06:40    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    152s] [oiPhyDebug] optDemand 1670976818800.00, spDemand 178112818800.00.
[12/15 03:06:40    152s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12090
[12/15 03:06:40    152s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[12/15 03:06:40    152s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:32 mem=3962.7M
[12/15 03:06:40    152s] OPERPROF: Starting DPlace-Init at level 1, MEM:3962.7M, EPOCH TIME: 1734228400.666127
[12/15 03:06:40    152s] Processing tracks to init pin-track alignment.
[12/15 03:06:40    152s] z: 2, totalTracks: 1
[12/15 03:06:40    152s] z: 4, totalTracks: 1
[12/15 03:06:40    152s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:40    152s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3962.7M, EPOCH TIME: 1734228400.669995
[12/15 03:06:40    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:40    152s] 
[12/15 03:06:40    152s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:40    152s] OPERPROF:     Starting CMU at level 3, MEM:3962.7M, EPOCH TIME: 1734228400.672806
[12/15 03:06:40    152s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3962.7M, EPOCH TIME: 1734228400.673279
[12/15 03:06:40    152s] 
[12/15 03:06:40    152s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:40    152s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:3962.7M, EPOCH TIME: 1734228400.674068
[12/15 03:06:40    152s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3962.7M, EPOCH TIME: 1734228400.674094
[12/15 03:06:40    152s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3962.7M, EPOCH TIME: 1734228400.674226
[12/15 03:06:40    152s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3962.7MB).
[12/15 03:06:40    152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3962.7M, EPOCH TIME: 1734228400.675272
[12/15 03:06:40    152s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:40    152s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12090
[12/15 03:06:40    152s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:32 mem=3962.7M
[12/15 03:06:40    152s] ### Creating RouteCongInterface, started
[12/15 03:06:40    152s] 
[12/15 03:06:40    152s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[12/15 03:06:40    152s] 
[12/15 03:06:40    152s] #optDebug: {0, 1.000}
[12/15 03:06:40    152s] ### Creating RouteCongInterface, finished
[12/15 03:06:40    152s] {MG  {4 0 40.9 0.699174} }
[12/15 03:06:40    152s] *info: 44 io nets excluded
[12/15 03:06:40    152s] *info: 2 clock nets excluded
[12/15 03:06:40    152s] *info: 43 multi-driver nets excluded.
[12/15 03:06:40    152s] *info: 850 no-driver nets excluded.
[12/15 03:06:40    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.125374.1
[12/15 03:06:41    153s] PathGroup :  reg2reg  TargetSlack : 0.0585 
[12/15 03:06:41    153s] ** GigaOpt Optimizer WNS Slack 0.088 TNS Slack 0.000 Density 50.55
[12/15 03:06:41    153s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/15 03:06:41    153s] Bottom Preferred Layer:
[12/15 03:06:41    153s]     None
[12/15 03:06:41    153s] Via Pillar Rule:
[12/15 03:06:41    153s]     None
[12/15 03:06:41    153s] 
[12/15 03:06:41    153s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4352.4M) ***
[12/15 03:06:41    153s] 
[12/15 03:06:41    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.125374.1
[12/15 03:06:41    153s] Total-nets :: 12166, Stn-nets :: 52, ratio :: 0.427421 %, Total-len 435830, Stn-len 13292.6
[12/15 03:06:41    153s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12090
[12/15 03:06:41    153s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4224.4M, EPOCH TIME: 1734228401.190731
[12/15 03:06:41    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    153s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.009, MEM:3961.4M, EPOCH TIME: 1734228401.199674
[12/15 03:06:41    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.125374.9
[12/15 03:06:41    153s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:00.8 (1.9), totSession cpu/real = 0:02:33.6/0:05:32.9 (0.5), mem = 3961.4M
[12/15 03:06:41    153s] 
[12/15 03:06:41    153s] =============================================================================================
[12/15 03:06:41    153s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              22.33-s094_1
[12/15 03:06:41    153s] =============================================================================================
[12/15 03:06:41    153s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:41    153s] ---------------------------------------------------------------------------------------------
[12/15 03:06:41    153s] [ SlackTraversorInit     ]      1   0:00:00.1  (  13.8 % )     0:00:00.1 /  0:00:00.2    1.9
[12/15 03:06:41    153s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  22.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 03:06:41    153s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:41    153s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.1    1.9
[12/15 03:06:41    153s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.7
[12/15 03:06:41    153s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:41    153s] [ TransformInit          ]      1   0:00:00.2  (  20.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 03:06:41    153s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:41    153s] [ TimingUpdate           ]      1   0:00:00.2  (  22.3 % )     0:00:00.2 /  0:00:00.7    4.0
[12/15 03:06:41    153s] [ MISC                   ]          0:00:00.1  (  13.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/15 03:06:41    153s] ---------------------------------------------------------------------------------------------
[12/15 03:06:41    153s]  WnsOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.4    1.9
[12/15 03:06:41    153s] ---------------------------------------------------------------------------------------------
[12/15 03:06:41    153s] 
[12/15 03:06:41    153s] End: GigaOpt Optimization in WNS mode
[12/15 03:06:41    153s] *** Timing NOT met, worst failing slack is -3.686
[12/15 03:06:41    153s] *** Check timing (0:00:00.0)
[12/15 03:06:41    153s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/15 03:06:41    153s] Deleting Lib Analyzer.
[12/15 03:06:41    153s] Begin: GigaOpt Optimization in TNS mode
[12/15 03:06:41    153s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/15 03:06:41    153s] Info: 44 io nets excluded
[12/15 03:06:41    153s] Info: 2 clock nets excluded from IPO operation.
[12/15 03:06:41    153s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:33.7/0:05:33.0 (0.5), mem = 3961.4M
[12/15 03:06:41    153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.125374.10
[12/15 03:06:41    153s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/15 03:06:41    153s] 
[12/15 03:06:41    153s] Creating Lib Analyzer ...
[12/15 03:06:41    153s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/15 03:06:41    153s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/15 03:06:41    153s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/15 03:06:41    153s] 
[12/15 03:06:41    153s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:06:41    153s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:34 mem=3963.4M
[12/15 03:06:41    153s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:34 mem=3963.4M
[12/15 03:06:41    153s] Creating Lib Analyzer, finished. 
[12/15 03:06:41    153s] 
[12/15 03:06:41    153s] Active Setup views: VIEW_SETUP 
[12/15 03:06:41    153s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3963.4M, EPOCH TIME: 1734228401.476424
[12/15 03:06:41    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    153s] 
[12/15 03:06:41    153s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:41    153s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:3963.4M, EPOCH TIME: 1734228401.480351
[12/15 03:06:41    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    153s] [oiPhyDebug] optDemand 1670976818800.00, spDemand 178112818800.00.
[12/15 03:06:41    153s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12090
[12/15 03:06:41    153s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[12/15 03:06:41    153s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:34 mem=3963.4M
[12/15 03:06:41    153s] OPERPROF: Starting DPlace-Init at level 1, MEM:3963.4M, EPOCH TIME: 1734228401.482901
[12/15 03:06:41    153s] Processing tracks to init pin-track alignment.
[12/15 03:06:41    153s] z: 2, totalTracks: 1
[12/15 03:06:41    153s] z: 4, totalTracks: 1
[12/15 03:06:41    153s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:41    153s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3963.4M, EPOCH TIME: 1734228401.486745
[12/15 03:06:41    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    153s] 
[12/15 03:06:41    153s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:41    153s] OPERPROF:     Starting CMU at level 3, MEM:3963.4M, EPOCH TIME: 1734228401.489581
[12/15 03:06:41    153s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3963.4M, EPOCH TIME: 1734228401.490053
[12/15 03:06:41    153s] 
[12/15 03:06:41    153s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:41    153s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:3963.4M, EPOCH TIME: 1734228401.490853
[12/15 03:06:41    153s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3963.4M, EPOCH TIME: 1734228401.490877
[12/15 03:06:41    153s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3963.4M, EPOCH TIME: 1734228401.490982
[12/15 03:06:41    153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3963.4MB).
[12/15 03:06:41    153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3963.4M, EPOCH TIME: 1734228401.492015
[12/15 03:06:41    153s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:41    153s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12090
[12/15 03:06:41    153s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:34 mem=3963.4M
[12/15 03:06:41    153s] ### Creating RouteCongInterface, started
[12/15 03:06:41    154s] 
[12/15 03:06:41    154s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[12/15 03:06:41    154s] 
[12/15 03:06:41    154s] #optDebug: {0, 1.000}
[12/15 03:06:41    154s] ### Creating RouteCongInterface, finished
[12/15 03:06:41    154s] {MG  {4 0 40.9 0.699174} }
[12/15 03:06:41    154s] *info: 44 io nets excluded
[12/15 03:06:41    154s] *info: 2 clock nets excluded
[12/15 03:06:41    154s] *info: 43 multi-driver nets excluded.
[12/15 03:06:41    154s] *info: 850 no-driver nets excluded.
[12/15 03:06:41    154s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.125374.2
[12/15 03:06:41    154s] PathGroup :  reg2reg  TargetSlack : 0.0585 
[12/15 03:06:41    154s] ** GigaOpt Optimizer WNS Slack 0.088 TNS Slack 0.000 Density 50.55
[12/15 03:06:41    154s] Optimizer TNS Opt
[12/15 03:06:41    154s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/15 03:06:41    154s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4353.1M, EPOCH TIME: 1734228401.739983
[12/15 03:06:41    154s] Found 0 hard placement blockage before merging.
[12/15 03:06:41    154s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4353.1M, EPOCH TIME: 1734228401.740089
[12/15 03:06:41    154s] 
[12/15 03:06:41    154s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=4353.1M) ***
[12/15 03:06:41    154s] Deleting 0 temporary hard placement blockage(s).
[12/15 03:06:41    154s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/15 03:06:41    154s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/15 03:06:41    154s] Bottom Preferred Layer:
[12/15 03:06:41    154s]     None
[12/15 03:06:41    154s] Via Pillar Rule:
[12/15 03:06:41    154s]     None
[12/15 03:06:41    154s] 
[12/15 03:06:41    154s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4353.1M) ***
[12/15 03:06:41    154s] 
[12/15 03:06:41    154s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.125374.2
[12/15 03:06:41    154s] Total-nets :: 12166, Stn-nets :: 52, ratio :: 0.427421 %, Total-len 435830, Stn-len 13292.6
[12/15 03:06:41    154s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12090
[12/15 03:06:41    154s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4225.1M, EPOCH TIME: 1734228401.781082
[12/15 03:06:41    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12038).
[12/15 03:06:41    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    154s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.027, REAL:0.010, MEM:3962.1M, EPOCH TIME: 1734228401.790827
[12/15 03:06:41    154s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.125374.10
[12/15 03:06:41    154s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.5 (1.2), totSession cpu/real = 0:02:34.3/0:05:33.5 (0.5), mem = 3962.1M
[12/15 03:06:41    154s] 
[12/15 03:06:41    154s] =============================================================================================
[12/15 03:06:41    154s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              22.33-s094_1
[12/15 03:06:41    154s] =============================================================================================
[12/15 03:06:41    154s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:41    154s] ---------------------------------------------------------------------------------------------
[12/15 03:06:41    154s] [ SlackTraversorInit     ]      1   0:00:00.0  (   8.6 % )     0:00:00.0 /  0:00:00.1    1.1
[12/15 03:06:41    154s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  29.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 03:06:41    154s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:41    154s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.1    2.2
[12/15 03:06:41    154s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/15 03:06:41    154s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    1.6
[12/15 03:06:41    154s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:41    154s] [ TransformInit          ]      1   0:00:00.2  (  29.3 % )     0:00:00.2 /  0:00:00.1    1.0
[12/15 03:06:41    154s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:41    154s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:41    154s] [ MISC                   ]          0:00:00.1  (  17.6 % )     0:00:00.1 /  0:00:00.1    1.5
[12/15 03:06:41    154s] ---------------------------------------------------------------------------------------------
[12/15 03:06:41    154s]  TnsOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.2
[12/15 03:06:41    154s] ---------------------------------------------------------------------------------------------
[12/15 03:06:41    154s] 
[12/15 03:06:41    154s] End: GigaOpt Optimization in TNS mode
[12/15 03:06:41    154s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/15 03:06:41    154s] Info: 44 io nets excluded
[12/15 03:06:41    154s] Info: 2 clock nets excluded from IPO operation.
[12/15 03:06:41    154s] ### Creating LA Mngr. totSessionCpu=0:02:34 mem=3962.1M
[12/15 03:06:41    154s] ### Creating LA Mngr, finished. totSessionCpu=0:02:34 mem=3962.1M
[12/15 03:06:41    154s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/15 03:06:41    154s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4335.8M, EPOCH TIME: 1734228401.857441
[12/15 03:06:41    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    154s] 
[12/15 03:06:41    154s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:41    154s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:4335.8M, EPOCH TIME: 1734228401.861405
[12/15 03:06:41    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    154s] [oiPhyDebug] optDemand 1670976818800.00, spDemand 178112818800.00.
[12/15 03:06:41    154s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12090
[12/15 03:06:41    154s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/15 03:06:41    154s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:34 mem=4335.8M
[12/15 03:06:41    154s] OPERPROF: Starting DPlace-Init at level 1, MEM:4335.8M, EPOCH TIME: 1734228401.863870
[12/15 03:06:41    154s] Processing tracks to init pin-track alignment.
[12/15 03:06:41    154s] z: 2, totalTracks: 1
[12/15 03:06:41    154s] z: 4, totalTracks: 1
[12/15 03:06:41    154s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:41    154s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4335.8M, EPOCH TIME: 1734228401.867509
[12/15 03:06:41    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:41    154s] 
[12/15 03:06:41    154s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:41    154s] OPERPROF:     Starting CMU at level 3, MEM:4335.8M, EPOCH TIME: 1734228401.870287
[12/15 03:06:41    154s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4335.8M, EPOCH TIME: 1734228401.870761
[12/15 03:06:41    154s] 
[12/15 03:06:41    154s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:41    154s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4335.8M, EPOCH TIME: 1734228401.871565
[12/15 03:06:41    154s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4335.8M, EPOCH TIME: 1734228401.871589
[12/15 03:06:41    154s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4335.8M, EPOCH TIME: 1734228401.871708
[12/15 03:06:41    154s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4335.8MB).
[12/15 03:06:41    154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:4335.8M, EPOCH TIME: 1734228401.872743
[12/15 03:06:41    154s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:41    154s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12090
[12/15 03:06:41    154s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:34 mem=4351.8M
[12/15 03:06:41    154s] Begin: Area Reclaim Optimization
[12/15 03:06:41    154s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:34.5/0:05:33.6 (0.5), mem = 4351.8M
[12/15 03:06:41    154s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.125374.11
[12/15 03:06:41    154s] 
[12/15 03:06:41    154s] Active Setup views: VIEW_SETUP 
[12/15 03:06:41    154s] [LDM::Info] TotalInstCnt at InitDesignMc2: 12090
[12/15 03:06:41    154s] ### Creating RouteCongInterface, started
[12/15 03:06:41    154s] 
[12/15 03:06:41    154s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/15 03:06:41    154s] 
[12/15 03:06:41    154s] #optDebug: {0, 1.000}
[12/15 03:06:41    154s] ### Creating RouteCongInterface, finished
[12/15 03:06:41    154s] {MG  {4 0 40.9 0.699174} }
[12/15 03:06:41    154s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4351.8M, EPOCH TIME: 1734228401.965061
[12/15 03:06:41    154s] Found 0 hard placement blockage before merging.
[12/15 03:06:41    154s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4351.8M, EPOCH TIME: 1734228401.965187
[12/15 03:06:42    154s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.55
[12/15 03:06:42    154s] +---------+---------+--------+--------+------------+--------+
[12/15 03:06:42    154s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/15 03:06:42    154s] +---------+---------+--------+--------+------------+--------+
[12/15 03:06:42    154s] |   50.55%|        -|   0.000|   0.000|   0:00:00.0| 4351.8M|
[12/15 03:06:42    154s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/15 03:06:42    154s] |   50.55%|        0|   0.000|   0.000|   0:00:00.0| 4351.8M|
[12/15 03:06:42    154s] |   50.53%|        7|   0.000|   0.000|   0:00:00.0| 4510.4M|
[12/15 03:06:42    155s] |   50.52%|       10|   0.000|   0.000|   0:00:00.0| 4511.4M|
[12/15 03:06:42    155s] |   50.52%|        0|   0.000|   0.000|   0:00:00.0| 4511.4M|
[12/15 03:06:42    155s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/15 03:06:42    155s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[12/15 03:06:42    155s] |   50.52%|        0|   0.000|   0.000|   0:00:00.0| 4511.4M|
[12/15 03:06:42    155s] +---------+---------+--------+--------+------------+--------+
[12/15 03:06:42    155s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.52
[12/15 03:06:42    155s] 
[12/15 03:06:42    155s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 0 Resize = 9 **
[12/15 03:06:42    155s] --------------------------------------------------------------
[12/15 03:06:42    155s] |                                   | Total     | Sequential |
[12/15 03:06:42    155s] --------------------------------------------------------------
[12/15 03:06:42    155s] | Num insts resized                 |       9  |       0    |
[12/15 03:06:42    155s] | Num insts undone                  |       1  |       0    |
[12/15 03:06:42    155s] | Num insts Downsized               |       9  |       0    |
[12/15 03:06:42    155s] | Num insts Samesized               |       0  |       0    |
[12/15 03:06:42    155s] | Num insts Upsized                 |       0  |       0    |
[12/15 03:06:42    155s] | Num multiple commits+uncommits    |       0  |       -    |
[12/15 03:06:42    155s] --------------------------------------------------------------
[12/15 03:06:42    155s] Bottom Preferred Layer:
[12/15 03:06:42    155s]     None
[12/15 03:06:42    155s] Via Pillar Rule:
[12/15 03:06:42    155s]     None
[12/15 03:06:42    155s] 
[12/15 03:06:42    155s] Number of times islegalLocAvaiable called = 21 skipped = 0, called in commitmove = 10, skipped in commitmove = 0
[12/15 03:06:42    155s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[12/15 03:06:42    155s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4511.4M, EPOCH TIME: 1734228402.345321
[12/15 03:06:42    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12031).
[12/15 03:06:42    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.011, MEM:4507.4M, EPOCH TIME: 1734228402.355991
[12/15 03:06:42    155s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4507.4M, EPOCH TIME: 1734228402.357169
[12/15 03:06:42    155s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4507.4M, EPOCH TIME: 1734228402.357226
[12/15 03:06:42    155s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4507.4M, EPOCH TIME: 1734228402.361368
[12/15 03:06:42    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] 
[12/15 03:06:42    155s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:42    155s] OPERPROF:       Starting CMU at level 4, MEM:4507.4M, EPOCH TIME: 1734228402.364419
[12/15 03:06:42    155s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:4507.4M, EPOCH TIME: 1734228402.364913
[12/15 03:06:42    155s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.005, REAL:0.004, MEM:4507.4M, EPOCH TIME: 1734228402.365708
[12/15 03:06:42    155s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4507.4M, EPOCH TIME: 1734228402.365732
[12/15 03:06:42    155s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4507.4M, EPOCH TIME: 1734228402.365846
[12/15 03:06:42    155s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4507.4M, EPOCH TIME: 1734228402.366848
[12/15 03:06:42    155s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4507.4M, EPOCH TIME: 1734228402.366938
[12/15 03:06:42    155s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.011, REAL:0.010, MEM:4507.4M, EPOCH TIME: 1734228402.366978
[12/15 03:06:42    155s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.011, REAL:0.010, MEM:4507.4M, EPOCH TIME: 1734228402.366991
[12/15 03:06:42    155s] TDRefine: refinePlace mode is spiral
[12/15 03:06:42    155s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.125374.5
[12/15 03:06:42    155s] OPERPROF: Starting Refine-Place at level 1, MEM:4507.4M, EPOCH TIME: 1734228402.367022
[12/15 03:06:42    155s] *** Starting refinePlace (0:02:35 mem=4507.4M) ***
[12/15 03:06:42    155s] Total net bbox length = 3.211e+05 (1.609e+05 1.602e+05) (ext = 5.096e+04)
[12/15 03:06:42    155s] 
[12/15 03:06:42    155s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:42    155s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 03:06:42    155s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:42    155s] Set min layer with default ( 2 )
[12/15 03:06:42    155s] Set max layer with default ( 127 )
[12/15 03:06:42    155s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:42    155s] Min route layer (adjusted) = 2
[12/15 03:06:42    155s] Max route layer (adjusted) = 5
[12/15 03:06:42    155s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:42    155s] Set min layer with default ( 2 )
[12/15 03:06:42    155s] Set max layer with default ( 127 )
[12/15 03:06:42    155s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:42    155s] Min route layer (adjusted) = 2
[12/15 03:06:42    155s] Max route layer (adjusted) = 5
[12/15 03:06:42    155s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4507.4M, EPOCH TIME: 1734228402.378254
[12/15 03:06:42    155s] Starting refinePlace ...
[12/15 03:06:42    155s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:42    155s] Set min layer with default ( 2 )
[12/15 03:06:42    155s] Set max layer with default ( 127 )
[12/15 03:06:42    155s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:42    155s] Min route layer (adjusted) = 2
[12/15 03:06:42    155s] Max route layer (adjusted) = 5
[12/15 03:06:42    155s] One DDP V2 for no tweak run.
[12/15 03:06:42    155s] 
[12/15 03:06:42    155s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/15 03:06:42    155s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 03:06:42    155s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/15 03:06:42    155s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 03:06:42    155s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=4475.4MB) @(0:02:35 - 0:02:36).
[12/15 03:06:42    155s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 03:06:42    155s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4475.4MB
[12/15 03:06:42    155s] Statistics of distance of Instance movement in refine placement:
[12/15 03:06:42    155s]   maximum (X+Y) =         0.00 um
[12/15 03:06:42    155s]   mean    (X+Y) =         0.00 um
[12/15 03:06:42    155s] Summary Report:
[12/15 03:06:42    155s] Instances move: 0 (out of 12031 movable)
[12/15 03:06:42    155s] Instances flipped: 0
[12/15 03:06:42    155s] Mean displacement: 0.00 um
[12/15 03:06:42    155s] Max displacement: 0.00 um 
[12/15 03:06:42    155s] Total instances moved : 0
[12/15 03:06:42    155s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.286, REAL:0.141, MEM:4475.4M, EPOCH TIME: 1734228402.519112
[12/15 03:06:42    155s] Total net bbox length = 3.211e+05 (1.609e+05 1.602e+05) (ext = 5.096e+04)
[12/15 03:06:42    155s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4475.4MB
[12/15 03:06:42    155s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=4475.4MB) @(0:02:35 - 0:02:36).
[12/15 03:06:42    155s] *** Finished refinePlace (0:02:36 mem=4475.4M) ***
[12/15 03:06:42    155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.125374.5
[12/15 03:06:42    155s] OPERPROF: Finished Refine-Place at level 1, CPU:0.301, REAL:0.156, MEM:4475.4M, EPOCH TIME: 1734228402.522755
[12/15 03:06:42    155s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4475.4M, EPOCH TIME: 1734228402.556488
[12/15 03:06:42    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12031).
[12/15 03:06:42    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.011, MEM:4507.4M, EPOCH TIME: 1734228402.567796
[12/15 03:06:42    155s] *** maximum move = 0.00 um ***
[12/15 03:06:42    155s] *** Finished re-routing un-routed nets (4507.4M) ***
[12/15 03:06:42    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:4507.4M, EPOCH TIME: 1734228402.579415
[12/15 03:06:42    155s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4507.4M, EPOCH TIME: 1734228402.583647
[12/15 03:06:42    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] 
[12/15 03:06:42    155s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:42    155s] OPERPROF:     Starting CMU at level 3, MEM:4507.4M, EPOCH TIME: 1734228402.586705
[12/15 03:06:42    155s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4507.4M, EPOCH TIME: 1734228402.587207
[12/15 03:06:42    155s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4507.4M, EPOCH TIME: 1734228402.588012
[12/15 03:06:42    155s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4507.4M, EPOCH TIME: 1734228402.588041
[12/15 03:06:42    155s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4507.4M, EPOCH TIME: 1734228402.588166
[12/15 03:06:42    155s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4507.4M, EPOCH TIME: 1734228402.589173
[12/15 03:06:42    155s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4507.4M, EPOCH TIME: 1734228402.589275
[12/15 03:06:42    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.010, MEM:4507.4M, EPOCH TIME: 1734228402.589316
[12/15 03:06:42    155s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:42    155s] 
[12/15 03:06:42    155s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=4507.4M) ***
[12/15 03:06:42    155s] Deleting 0 temporary hard placement blockage(s).
[12/15 03:06:42    155s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 12083
[12/15 03:06:42    155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.125374.11
[12/15 03:06:42    155s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:00.7 (1.9), totSession cpu/real = 0:02:35.8/0:05:34.4 (0.5), mem = 4507.4M
[12/15 03:06:42    155s] 
[12/15 03:06:42    155s] =============================================================================================
[12/15 03:06:42    155s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             22.33-s094_1
[12/15 03:06:42    155s] =============================================================================================
[12/15 03:06:42    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:42    155s] ---------------------------------------------------------------------------------------------
[12/15 03:06:42    155s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/15 03:06:42    155s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:42    155s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/15 03:06:42    155s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.6
[12/15 03:06:42    155s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:42    155s] [ OptimizationStep       ]      1   0:00:00.1  (  16.0 % )     0:00:00.3 /  0:00:00.7    2.3
[12/15 03:06:42    155s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.8 % )     0:00:00.2 /  0:00:00.6    3.1
[12/15 03:06:42    155s] [ OptGetWeight           ]    123   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:42    155s] [ OptEval                ]    123   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.4    6.0
[12/15 03:06:42    155s] [ OptCommit              ]    123   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:42    155s] [ PostCommitDelayUpdate  ]    124   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.2    2.2
[12/15 03:06:42    155s] [ IncrDelayCalc          ]     29   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    2.3
[12/15 03:06:42    155s] [ RefinePlace            ]      1   0:00:00.3  (  36.4 % )     0:00:00.3 /  0:00:00.5    1.8
[12/15 03:06:42    155s] [ TimingUpdate           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:42    155s] [ IncrTimingUpdate       ]     10   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.1    2.5
[12/15 03:06:42    155s] [ MISC                   ]          0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.1    1.0
[12/15 03:06:42    155s] ---------------------------------------------------------------------------------------------
[12/15 03:06:42    155s]  AreaOpt #2 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.4    1.9
[12/15 03:06:42    155s] ---------------------------------------------------------------------------------------------
[12/15 03:06:42    155s] 
[12/15 03:06:42    155s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12083
[12/15 03:06:42    155s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4379.4M, EPOCH TIME: 1734228402.613686
[12/15 03:06:42    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.022, REAL:0.007, MEM:3966.4M, EPOCH TIME: 1734228402.620761
[12/15 03:06:42    155s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3966.39M, totSessionCpu=0:02:36).
[12/15 03:06:42    155s] Begin: GigaOpt postEco DRV Optimization
[12/15 03:06:42    155s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[12/15 03:06:42    155s] *** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:35.9/0:05:34.4 (0.5), mem = 3966.4M
[12/15 03:06:42    155s] Info: 44 io nets excluded
[12/15 03:06:42    155s] Info: 2 clock nets excluded from IPO operation.
[12/15 03:06:42    155s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.125374.12
[12/15 03:06:42    155s] 
[12/15 03:06:42    155s] Active Setup views: VIEW_SETUP 
[12/15 03:06:42    155s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3966.4M, EPOCH TIME: 1734228402.740425
[12/15 03:06:42    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] 
[12/15 03:06:42    155s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:42    155s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.004, REAL:0.004, MEM:3966.4M, EPOCH TIME: 1734228402.744162
[12/15 03:06:42    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    155s] [oiPhyDebug] optDemand 1670858746000.00, spDemand 177994746000.00.
[12/15 03:06:42    155s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12083
[12/15 03:06:42    155s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/15 03:06:42    155s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:36 mem=3966.4M
[12/15 03:06:42    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:3966.4M, EPOCH TIME: 1734228402.746619
[12/15 03:06:42    155s] Processing tracks to init pin-track alignment.
[12/15 03:06:42    155s] z: 2, totalTracks: 1
[12/15 03:06:42    155s] z: 4, totalTracks: 1
[12/15 03:06:42    155s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:42    156s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3966.4M, EPOCH TIME: 1734228402.750298
[12/15 03:06:42    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:42    156s] 
[12/15 03:06:42    156s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:42    156s] OPERPROF:     Starting CMU at level 3, MEM:3966.4M, EPOCH TIME: 1734228402.752911
[12/15 03:06:42    156s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3966.4M, EPOCH TIME: 1734228402.753390
[12/15 03:06:42    156s] 
[12/15 03:06:42    156s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:42    156s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.004, MEM:3966.4M, EPOCH TIME: 1734228402.754168
[12/15 03:06:42    156s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3966.4M, EPOCH TIME: 1734228402.754199
[12/15 03:06:42    156s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3966.4M, EPOCH TIME: 1734228402.754309
[12/15 03:06:42    156s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3966.4MB).
[12/15 03:06:42    156s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:3966.4M, EPOCH TIME: 1734228402.755339
[12/15 03:06:42    156s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:42    156s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12083
[12/15 03:06:42    156s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:36 mem=3966.4M
[12/15 03:06:42    156s] ### Creating RouteCongInterface, started
[12/15 03:06:42    156s] 
[12/15 03:06:42    156s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/15 03:06:42    156s] 
[12/15 03:06:42    156s] #optDebug: {0, 1.000}
[12/15 03:06:42    156s] ### Creating RouteCongInterface, finished
[12/15 03:06:42    156s] {MG  {4 0 40.9 0.699174} }
[12/15 03:06:42    156s] AoF 2314.0780um
[12/15 03:06:42    156s] [GPS-DRV] Optimizer inputs ============================= 
[12/15 03:06:42    156s] [GPS-DRV] drvFixingStage: Small Scale
[12/15 03:06:42    156s] [GPS-DRV] costLowerBound: 0.1
[12/15 03:06:42    156s] [GPS-DRV] setupTNSCost  : 1
[12/15 03:06:42    156s] [GPS-DRV] maxIter       : 3
[12/15 03:06:42    156s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/15 03:06:42    156s] [GPS-DRV] Optimizer parameters ============================= 
[12/15 03:06:42    156s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/15 03:06:42    156s] [GPS-DRV] maxDensity (design): 0.95
[12/15 03:06:42    156s] [GPS-DRV] maxLocalDensity: 0.98
[12/15 03:06:42    156s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[12/15 03:06:42    156s] [GPS-DRV] Dflt RT Characteristic Length 1606.01um AoF 2314.08um x 1
[12/15 03:06:42    156s] [GPS-DRV] All active and enabled setup views
[12/15 03:06:42    156s] [GPS-DRV]     VIEW_SETUP
[12/15 03:06:42    156s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/15 03:06:42    156s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/15 03:06:42    156s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/15 03:06:42    156s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/15 03:06:42    156s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/15 03:06:42    156s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4356.1M, EPOCH TIME: 1734228402.972708
[12/15 03:06:42    156s] Found 0 hard placement blockage before merging.
[12/15 03:06:42    156s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4356.1M, EPOCH TIME: 1734228402.972812
[12/15 03:06:42    156s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[12/15 03:06:42    156s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/15 03:06:43    156s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 03:06:43    156s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/15 03:06:43    156s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 03:06:43    156s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/15 03:06:43    156s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 03:06:43    156s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 03:06:43    156s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.69|     0.00|       0|       0|       0| 50.52%|          |         |
[12/15 03:06:43    156s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/15 03:06:43    156s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.69|     0.00|       0|       0|       0| 50.52%| 0:00:00.0|  4356.1M|
[12/15 03:06:43    156s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/15 03:06:43    156s] Bottom Preferred Layer:
[12/15 03:06:43    156s]     None
[12/15 03:06:43    156s] Via Pillar Rule:
[12/15 03:06:43    156s]     None
[12/15 03:06:43    156s] 
[12/15 03:06:43    156s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=4356.1M) ***
[12/15 03:06:43    156s] 
[12/15 03:06:43    156s] Deleting 0 temporary hard placement blockage(s).
[12/15 03:06:43    156s] Total-nets :: 12159, Stn-nets :: 59, ratio :: 0.485237 %, Total-len 435807, Stn-len 14956.7
[12/15 03:06:43    156s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12083
[12/15 03:06:43    156s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4228.1M, EPOCH TIME: 1734228403.061651
[12/15 03:06:43    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12031).
[12/15 03:06:43    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    156s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.027, REAL:0.009, MEM:3967.1M, EPOCH TIME: 1734228403.070154
[12/15 03:06:43    156s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.125374.12
[12/15 03:06:43    156s] *** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.4 (1.8), totSession cpu/real = 0:02:36.6/0:05:34.8 (0.5), mem = 3967.1M
[12/15 03:06:43    156s] 
[12/15 03:06:43    156s] =============================================================================================
[12/15 03:06:43    156s]  Step TAT Report : DrvOpt #5 / place_opt_design #1                              22.33-s094_1
[12/15 03:06:43    156s] =============================================================================================
[12/15 03:06:43    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:43    156s] ---------------------------------------------------------------------------------------------
[12/15 03:06:43    156s] [ SlackTraversorInit     ]      1   0:00:00.0  (  11.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/15 03:06:43    156s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:43    156s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.1    2.0
[12/15 03:06:43    156s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.4
[12/15 03:06:43    156s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    1.6
[12/15 03:06:43    156s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:43    156s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    5.5
[12/15 03:06:43    156s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    6.5
[12/15 03:06:43    156s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:43    156s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:43    156s] [ MISC                   ]          0:00:00.3  (  65.5 % )     0:00:00.3 /  0:00:00.5    1.8
[12/15 03:06:43    156s] ---------------------------------------------------------------------------------------------
[12/15 03:06:43    156s]  DrvOpt #5 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.7    1.8
[12/15 03:06:43    156s] ---------------------------------------------------------------------------------------------
[12/15 03:06:43    156s] 
[12/15 03:06:43    156s] End: GigaOpt postEco DRV Optimization
[12/15 03:06:43    156s] Running refinePlace -preserveRouting true -hardFence false
[12/15 03:06:43    156s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3967.1M, EPOCH TIME: 1734228403.154111
[12/15 03:06:43    156s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3967.1M, EPOCH TIME: 1734228403.154147
[12/15 03:06:43    156s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3967.1M, EPOCH TIME: 1734228403.154175
[12/15 03:06:43    156s] Processing tracks to init pin-track alignment.
[12/15 03:06:43    156s] z: 2, totalTracks: 1
[12/15 03:06:43    156s] z: 4, totalTracks: 1
[12/15 03:06:43    156s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:43    156s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3967.1M, EPOCH TIME: 1734228403.158547
[12/15 03:06:43    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    156s] 
[12/15 03:06:43    156s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:43    156s] OPERPROF:         Starting CMU at level 5, MEM:3967.1M, EPOCH TIME: 1734228403.161500
[12/15 03:06:43    156s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3967.1M, EPOCH TIME: 1734228403.161982
[12/15 03:06:43    156s] 
[12/15 03:06:43    156s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:43    156s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.005, REAL:0.004, MEM:3967.1M, EPOCH TIME: 1734228403.162791
[12/15 03:06:43    156s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3967.1M, EPOCH TIME: 1734228403.162819
[12/15 03:06:43    156s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3967.1M, EPOCH TIME: 1734228403.162933
[12/15 03:06:43    156s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3967.1MB).
[12/15 03:06:43    156s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:3967.1M, EPOCH TIME: 1734228403.163973
[12/15 03:06:43    156s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.011, REAL:0.010, MEM:3967.1M, EPOCH TIME: 1734228403.163987
[12/15 03:06:43    156s] TDRefine: refinePlace mode is spiral
[12/15 03:06:43    156s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.125374.6
[12/15 03:06:43    156s] OPERPROF:   Starting Refine-Place at level 2, MEM:3967.1M, EPOCH TIME: 1734228403.164017
[12/15 03:06:43    156s] *** Starting refinePlace (0:02:37 mem=3967.1M) ***
[12/15 03:06:43    156s] Total net bbox length = 3.211e+05 (1.609e+05 1.602e+05) (ext = 5.096e+04)
[12/15 03:06:43    156s] 
[12/15 03:06:43    156s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:43    156s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:43    156s] Set min layer with default ( 2 )
[12/15 03:06:43    156s] Set max layer with default ( 127 )
[12/15 03:06:43    156s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:43    156s] Min route layer (adjusted) = 2
[12/15 03:06:43    156s] Max route layer (adjusted) = 5
[12/15 03:06:43    156s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:43    156s] Set min layer with default ( 2 )
[12/15 03:06:43    156s] Set max layer with default ( 127 )
[12/15 03:06:43    156s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:43    156s] Min route layer (adjusted) = 2
[12/15 03:06:43    156s] Max route layer (adjusted) = 5
[12/15 03:06:43    156s] 
[12/15 03:06:43    156s] Starting Small incrNP...
[12/15 03:06:43    156s] User Input Parameters:
[12/15 03:06:43    156s] - Congestion Driven    : Off
[12/15 03:06:43    156s] - Timing Driven        : Off
[12/15 03:06:43    156s] - Area-Violation Based : Off
[12/15 03:06:43    156s] - Start Rollback Level : -5
[12/15 03:06:43    156s] - Legalized            : On
[12/15 03:06:43    156s] - Window Based         : Off
[12/15 03:06:43    156s] - eDen incr mode       : Off
[12/15 03:06:43    156s] - Small incr mode      : On
[12/15 03:06:43    156s] 
[12/15 03:06:43    156s] OPERPROF:     Starting Report-Density-Map (exclude fixed instaces) at level 3, MEM:3967.1M, EPOCH TIME: 1734228403.175647
[12/15 03:06:43    156s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3967.1M, EPOCH TIME: 1734228403.176772
[12/15 03:06:43    156s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.003, REAL:0.002, MEM:3967.1M, EPOCH TIME: 1734228403.178515
[12/15 03:06:43    156s] default core: bins with density > 0.750 =  0.00 % ( 0 / 225 )
[12/15 03:06:43    156s] Density distribution unevenness ratio = 8.213%
[12/15 03:06:43    156s] Density distribution unevenness ratio (U70) = 0.050%
[12/15 03:06:43    156s] Density distribution unevenness ratio (U80) = 0.000%
[12/15 03:06:43    156s] Density distribution unevenness ratio (U90) = 0.000%
[12/15 03:06:43    156s] OPERPROF:     Finished Report-Density-Map (exclude fixed instaces) at level 3, CPU:0.004, REAL:0.003, MEM:3967.1M, EPOCH TIME: 1734228403.178569
[12/15 03:06:43    156s] cost 0.725556, thresh 1.000000
[12/15 03:06:43    156s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3967.1M)
[12/15 03:06:43    156s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/15 03:06:43    156s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3967.1M, EPOCH TIME: 1734228403.178856
[12/15 03:06:43    156s] Starting refinePlace ...
[12/15 03:06:43    156s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:43    156s] Set min layer with default ( 2 )
[12/15 03:06:43    156s] Set max layer with default ( 127 )
[12/15 03:06:43    156s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:43    156s] Min route layer (adjusted) = 2
[12/15 03:06:43    156s] Max route layer (adjusted) = 5
[12/15 03:06:43    156s] One DDP V2 for no tweak run.
[12/15 03:06:43    156s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:43    156s] Set min layer with default ( 2 )
[12/15 03:06:43    156s] Set max layer with default ( 127 )
[12/15 03:06:43    156s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:43    156s] Min route layer (adjusted) = 2
[12/15 03:06:43    156s] Max route layer (adjusted) = 5
[12/15 03:06:43    156s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4079.1M, EPOCH TIME: 1734228403.195136
[12/15 03:06:43    156s] DDP initSite1 nrRow 145 nrJob 145
[12/15 03:06:43    156s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4079.1M, EPOCH TIME: 1734228403.195197
[12/15 03:06:43    156s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4079.1M, EPOCH TIME: 1734228403.195293
[12/15 03:06:43    156s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4079.1M, EPOCH TIME: 1734228403.195318
[12/15 03:06:43    156s] DDP markSite nrRow 145 nrJob 145
[12/15 03:06:43    156s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4079.1M, EPOCH TIME: 1734228403.195445
[12/15 03:06:43    156s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.000, MEM:4079.1M, EPOCH TIME: 1734228403.195470
[12/15 03:06:43    156s]   Spread Effort: high, pre-route mode, useDDP on.
[12/15 03:06:43    156s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3968.8MB) @(0:02:37 - 0:02:37).
[12/15 03:06:43    156s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 03:06:43    156s] wireLenOptFixPriorityInst 0 inst fixed
[12/15 03:06:43    156s] 
[12/15 03:06:43    156s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/15 03:06:43    157s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/15 03:06:43    157s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/15 03:06:43    157s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/15 03:06:43    157s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3936.8MB) @(0:02:37 - 0:02:37).
[12/15 03:06:43    157s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/15 03:06:43    157s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3936.8MB
[12/15 03:06:43    157s] Statistics of distance of Instance movement in refine placement:
[12/15 03:06:43    157s]   maximum (X+Y) =         0.00 um
[12/15 03:06:43    157s]   mean    (X+Y) =         0.00 um
[12/15 03:06:43    157s] Summary Report:
[12/15 03:06:43    157s] Instances move: 0 (out of 12031 movable)
[12/15 03:06:43    157s] Instances flipped: 0
[12/15 03:06:43    157s] Mean displacement: 0.00 um
[12/15 03:06:43    157s] Max displacement: 0.00 um 
[12/15 03:06:43    157s] Total instances moved : 0
[12/15 03:06:43    157s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.297, REAL:0.159, MEM:3936.8M, EPOCH TIME: 1734228403.337959
[12/15 03:06:43    157s] Total net bbox length = 3.211e+05 (1.609e+05 1.602e+05) (ext = 5.096e+04)
[12/15 03:06:43    157s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3936.8MB
[12/15 03:06:43    157s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=3936.8MB) @(0:02:37 - 0:02:37).
[12/15 03:06:43    157s] *** Finished refinePlace (0:02:37 mem=3936.8M) ***
[12/15 03:06:43    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.125374.6
[12/15 03:06:43    157s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.317, REAL:0.178, MEM:3936.8M, EPOCH TIME: 1734228403.341545
[12/15 03:06:43    157s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3936.8M, EPOCH TIME: 1734228403.341567
[12/15 03:06:43    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12031).
[12/15 03:06:43    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    157s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.026, REAL:0.010, MEM:3968.8M, EPOCH TIME: 1734228403.351699
[12/15 03:06:43    157s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.353, REAL:0.198, MEM:3968.8M, EPOCH TIME: 1734228403.351738
[12/15 03:06:43    157s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[12/15 03:06:43    157s] GigaOpt: Skipping nonLegal postEco optimization
[12/15 03:06:43    157s] Design TNS changes after trial route: 0.000 -> 0.000
[12/15 03:06:43    157s] GigaOpt: Skipping post-eco TNS optimization
[12/15 03:06:43    157s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/15 03:06:43    157s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 8  -allEndPoints -nativePathGroupFlow
[12/15 03:06:43    157s] Info: 44 io nets excluded
[12/15 03:06:43    157s] Info: 2 clock nets excluded from IPO operation.
[12/15 03:06:43    157s] *** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:37.2/0:05:35.3 (0.5), mem = 3968.8M
[12/15 03:06:43    157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.125374.13
[12/15 03:06:43    157s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/15 03:06:43    157s] 
[12/15 03:06:43    157s] Active Setup views: VIEW_SETUP 
[12/15 03:06:43    157s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3968.8M, EPOCH TIME: 1734228403.554527
[12/15 03:06:43    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    157s] 
[12/15 03:06:43    157s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:43    157s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:3968.8M, EPOCH TIME: 1734228403.558618
[12/15 03:06:43    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    157s] [oiPhyDebug] optDemand 1670858746000.00, spDemand 177994746000.00.
[12/15 03:06:43    157s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12083
[12/15 03:06:43    157s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[12/15 03:06:43    157s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:37 mem=3968.8M
[12/15 03:06:43    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:3968.8M, EPOCH TIME: 1734228403.561233
[12/15 03:06:43    157s] Processing tracks to init pin-track alignment.
[12/15 03:06:43    157s] z: 2, totalTracks: 1
[12/15 03:06:43    157s] z: 4, totalTracks: 1
[12/15 03:06:43    157s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/15 03:06:43    157s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3968.8M, EPOCH TIME: 1734228403.565066
[12/15 03:06:43    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    157s] 
[12/15 03:06:43    157s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:43    157s] OPERPROF:     Starting CMU at level 3, MEM:3968.8M, EPOCH TIME: 1734228403.567936
[12/15 03:06:43    157s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3968.8M, EPOCH TIME: 1734228403.568428
[12/15 03:06:43    157s] 
[12/15 03:06:43    157s] Bad Lib Cell Checking (CMU) is done! (0)
[12/15 03:06:43    157s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:3968.8M, EPOCH TIME: 1734228403.569222
[12/15 03:06:43    157s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3968.8M, EPOCH TIME: 1734228403.569245
[12/15 03:06:43    157s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3968.8M, EPOCH TIME: 1734228403.569369
[12/15 03:06:43    157s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3968.8MB).
[12/15 03:06:43    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3968.8M, EPOCH TIME: 1734228403.570436
[12/15 03:06:43    157s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/15 03:06:43    157s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12083
[12/15 03:06:43    157s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:37 mem=3968.8M
[12/15 03:06:43    157s] ### Creating RouteCongInterface, started
[12/15 03:06:43    157s] 
[12/15 03:06:43    157s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[12/15 03:06:43    157s] 
[12/15 03:06:43    157s] #optDebug: {0, 1.000}
[12/15 03:06:43    157s] ### Creating RouteCongInterface, finished
[12/15 03:06:43    157s] {MG  {4 0 40.9 0.699174} }
[12/15 03:06:43    157s] *info: 44 io nets excluded
[12/15 03:06:43    157s] *info: 2 clock nets excluded
[12/15 03:06:43    157s] *info: 43 multi-driver nets excluded.
[12/15 03:06:43    157s] *info: 850 no-driver nets excluded.
[12/15 03:06:43    157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.125374.3
[12/15 03:06:43    157s] PathGroup :  reg2reg  TargetSlack : 0 
[12/15 03:06:43    157s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 50.52
[12/15 03:06:43    157s] Optimizer TNS Opt
[12/15 03:06:43    157s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/15 03:06:43    157s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4360.5M, EPOCH TIME: 1734228403.821897
[12/15 03:06:43    157s] Found 0 hard placement blockage before merging.
[12/15 03:06:43    157s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4360.5M, EPOCH TIME: 1734228403.822001
[12/15 03:06:43    157s] 
[12/15 03:06:43    157s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=4360.5M) ***
[12/15 03:06:43    157s] Deleting 0 temporary hard placement blockage(s).
[12/15 03:06:43    157s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/15 03:06:43    157s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/15 03:06:43    157s] Bottom Preferred Layer:
[12/15 03:06:43    157s]     None
[12/15 03:06:43    157s] Via Pillar Rule:
[12/15 03:06:43    157s]     None
[12/15 03:06:43    157s] 
[12/15 03:06:43    157s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4360.5M) ***
[12/15 03:06:43    157s] 
[12/15 03:06:43    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.125374.3
[12/15 03:06:43    157s] Total-nets :: 12159, Stn-nets :: 59, ratio :: 0.485237 %, Total-len 435807, Stn-len 14956.7
[12/15 03:06:43    157s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12083
[12/15 03:06:43    157s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4232.5M, EPOCH TIME: 1734228403.863715
[12/15 03:06:43    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12031).
[12/15 03:06:43    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:43    157s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.010, MEM:3967.5M, EPOCH TIME: 1734228403.873427
[12/15 03:06:43    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.125374.13
[12/15 03:06:43    157s] *** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.3), totSession cpu/real = 0:02:37.7/0:05:35.6 (0.5), mem = 3967.5M
[12/15 03:06:43    157s] 
[12/15 03:06:43    157s] =============================================================================================
[12/15 03:06:43    157s]  Step TAT Report : TnsOpt #2 / place_opt_design #1                              22.33-s094_1
[12/15 03:06:43    157s] =============================================================================================
[12/15 03:06:43    157s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:43    157s] ---------------------------------------------------------------------------------------------
[12/15 03:06:43    157s] [ SlackTraversorInit     ]      1   0:00:00.0  (  12.5 % )     0:00:00.0 /  0:00:00.1    1.3
[12/15 03:06:43    157s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:43    157s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.1    1.9
[12/15 03:06:43    157s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/15 03:06:43    157s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.7
[12/15 03:06:43    157s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:43    157s] [ TransformInit          ]      1   0:00:00.2  (  41.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/15 03:06:43    157s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:43    157s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:43    157s] [ MISC                   ]          0:00:00.1  (  24.6 % )     0:00:00.1 /  0:00:00.2    1.7
[12/15 03:06:43    157s] ---------------------------------------------------------------------------------------------
[12/15 03:06:43    157s]  TnsOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.3
[12/15 03:06:43    157s] ---------------------------------------------------------------------------------------------
[12/15 03:06:43    157s] 
[12/15 03:06:43    157s] End: GigaOpt Optimization in post-eco TNS mode
[12/15 03:06:43    157s] Register exp ratio and priority group on 0 nets on 13637 nets : 
[12/15 03:06:43    157s] 
[12/15 03:06:43    157s] Active setup views:
[12/15 03:06:43    157s]  VIEW_SETUP
[12/15 03:06:43    157s]   Dominating endpoints: 0
[12/15 03:06:43    157s]   Dominating TNS: -0.000
[12/15 03:06:43    157s] 
[12/15 03:06:43    157s] Extraction called for design 'fpga_top' of instances=12083 and nets=14825 using extraction engine 'preRoute' .
[12/15 03:06:43    157s] PreRoute RC Extraction called for design fpga_top.
[12/15 03:06:43    157s] RC Extraction called in multi-corner(1) mode.
[12/15 03:06:43    157s] RCMode: PreRoute
[12/15 03:06:43    157s]       RC Corner Indexes            0   
[12/15 03:06:43    157s] Capacitance Scaling Factor   : 1.00000 
[12/15 03:06:43    157s] Resistance Scaling Factor    : 1.00000 
[12/15 03:06:43    157s] Clock Cap. Scaling Factor    : 1.00000 
[12/15 03:06:43    157s] Clock Res. Scaling Factor    : 1.00000 
[12/15 03:06:43    157s] Shrink Factor                : 1.00000
[12/15 03:06:43    157s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/15 03:06:43    157s] Using Quantus QRC technology file ...
[12/15 03:06:43    157s] eee: Design is marked Stenier-routed. RC Grid update will be skipped.
[12/15 03:06:44    157s] eee: Trim Metal Layers: { }
[12/15 03:06:44    157s] eee: LayerId=1 widthSet size=1
[12/15 03:06:44    157s] eee: LayerId=2 widthSet size=1
[12/15 03:06:44    157s] eee: LayerId=3 widthSet size=1
[12/15 03:06:44    157s] eee: LayerId=4 widthSet size=1
[12/15 03:06:44    157s] eee: LayerId=5 widthSet size=1
[12/15 03:06:44    157s] eee: Total RC Grid memory=91260
[12/15 03:06:44    157s] Skipped RC grid update for preRoute extraction.
[12/15 03:06:44    157s] eee: Metal Layers Info:
[12/15 03:06:44    157s] eee: L: met1 met2 met3 met4 met5
[12/15 03:06:44    157s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/15 03:06:44    157s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/15 03:06:44    157s] eee: pegSigSF=1.070000
[12/15 03:06:44    157s] Initializing multi-corner resistance tables ...
[12/15 03:06:44    157s] eee: l=1 avDens=0.103405 usedTrk=2434.554593 availTrk=23543.811271 sigTrk=2434.554593
[12/15 03:06:44    157s] eee: l=2 avDens=0.110506 usedTrk=4397.150465 availTrk=39790.966136 sigTrk=4397.150465
[12/15 03:06:44    157s] eee: l=3 avDens=0.162652 usedTrk=4564.549637 availTrk=28063.327661 sigTrk=4564.549637
[12/15 03:06:44    157s] eee: l=4 avDens=0.064564 usedTrk=1673.870288 availTrk=25925.610833 sigTrk=1673.870288
[12/15 03:06:44    157s] eee: l=5 avDens=0.178000 usedTrk=925.041738 availTrk=5196.871168 sigTrk=925.041738
[12/15 03:06:44    157s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/15 03:06:44    157s] eee: LAM-FP: thresh=1 ; dimX=3363.760870 ; dimY=3399.271739 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/15 03:06:44    157s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.300476 uaWl=0.000000 uaWlH=0.141600 aWlH=0.000000 lMod=0 pMax=0.841900 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/15 03:06:44    157s] eee: NetCapCache creation started. (Current Mem: 3912.652M) 
[12/15 03:06:44    157s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3920.652M) 
[12/15 03:06:44    157s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 3920.652M)
[12/15 03:06:44    157s] Skewing Data Summary (End_of_FINAL)
[12/15 03:06:44    158s] 
[12/15 03:06:44    158s] Skew summary for view VIEW_SETUP:
[12/15 03:06:44    158s] * Accumulated skew : count = 0
[12/15 03:06:44    158s] *     Internal use : count = 0
[12/15 03:06:44    158s] 
[12/15 03:06:44    158s] Starting delay calculation for Setup views
[12/15 03:06:44    158s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 03:06:44    158s] #################################################################################
[12/15 03:06:44    158s] # Design Stage: PreRoute
[12/15 03:06:44    158s] # Design Name: fpga_top
[12/15 03:06:44    158s] # Design Mode: 130nm
[12/15 03:06:44    158s] # Analysis Mode: MMMC Non-OCV 
[12/15 03:06:44    158s] # Parasitics Mode: No SPEF/RCDB 
[12/15 03:06:44    158s] # Signoff Settings: SI Off 
[12/15 03:06:44    158s] #################################################################################
[12/15 03:06:44    158s] Topological Sorting (REAL = 0:00:00.0, MEM = 3959.1M, InitMEM = 3959.1M)
[12/15 03:06:44    158s] Calculate delays in BcWc mode...
[12/15 03:06:44    158s] Start delay calculation (fullDC) (8 T). (MEM=3959.06)
[12/15 03:06:44    158s] End AAE Lib Interpolated Model. (MEM=3970.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:06:44    160s] Total number of fetched objects 14100
[12/15 03:06:44    160s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:06:44    160s] End delay calculation. (MEM=4400.14 CPU=0:00:01.5 REAL=0:00:00.0)
[12/15 03:06:44    160s] End delay calculation (fullDC). (MEM=4400.14 CPU=0:00:01.8 REAL=0:00:00.0)
[12/15 03:06:44    160s] *** CDM Built up (cpu=0:00:02.2  real=0:00:00.0  mem= 4400.1M) ***
[12/15 03:06:45    161s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:01.0 totSessionCpu=0:02:41 mem=4400.1M)
[12/15 03:06:45    161s] OPTC: user 20.0
[12/15 03:06:45    161s] Running pre-eGR process
[12/15 03:06:45    161s] (I)      Initializing eGR engine (regular)
[12/15 03:06:45    161s] Set min layer with default ( 2 )
[12/15 03:06:45    161s] Set max layer with default ( 127 )
[12/15 03:06:45    161s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:45    161s] Min route layer (adjusted) = 2
[12/15 03:06:45    161s] Max route layer (adjusted) = 5
[12/15 03:06:45    161s] (I)      Initializing eGR engine (regular)
[12/15 03:06:45    161s] Set min layer with default ( 2 )
[12/15 03:06:45    161s] Set max layer with default ( 127 )
[12/15 03:06:45    161s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/15 03:06:45    161s] Min route layer (adjusted) = 2
[12/15 03:06:45    161s] Max route layer (adjusted) = 5
[12/15 03:06:45    161s] (I)      Started Early Global Route kernel ( Curr Mem: 3.76 MB )
[12/15 03:06:45    161s] (I)      Running eGR Regular flow
[12/15 03:06:45    161s] (I)      # wire layers (front) : 6
[12/15 03:06:45    161s] (I)      # wire layers (back)  : 0
[12/15 03:06:45    161s] (I)      min wire layer : 1
[12/15 03:06:45    161s] (I)      max wire layer : 5
[12/15 03:06:45    161s] (I)      # cut layers (front) : 5
[12/15 03:06:45    161s] (I)      # cut layers (back)  : 0
[12/15 03:06:45    161s] (I)      min cut layer : 1
[12/15 03:06:45    161s] (I)      max cut layer : 4
[12/15 03:06:45    161s] (I)      ================================ Layers ================================
[12/15 03:06:45    161s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:45    161s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/15 03:06:45    161s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:45    161s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/15 03:06:45    161s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/15 03:06:45    161s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:06:45    161s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/15 03:06:45    161s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/15 03:06:45    161s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/15 03:06:45    161s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:06:45    161s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/15 03:06:45    161s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/15 03:06:45    161s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/15 03:06:45    161s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/15 03:06:45    161s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:45    161s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/15 03:06:45    161s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/15 03:06:45    161s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/15 03:06:45    161s] (I)      Started Import and model ( Curr Mem: 3.76 MB )
[12/15 03:06:45    161s] (I)      Default pattern map key = fpga_top_default.
[12/15 03:06:45    161s] (I)      == Non-default Options ==
[12/15 03:06:45    161s] (I)      Build term to term wires                           : false
[12/15 03:06:45    161s] (I)      Maximum routing layer                              : 5
[12/15 03:06:45    161s] (I)      Top routing layer                                  : 5
[12/15 03:06:45    161s] (I)      Number of threads                                  : 8
[12/15 03:06:45    161s] (I)      Route tie net to shape                             : auto
[12/15 03:06:45    161s] (I)      Method to set GCell size                           : row
[12/15 03:06:45    161s] (I)      Tie hi/lo max distance                             : 41.400000
[12/15 03:06:45    161s] (I)      Counted 4678 PG shapes. eGR will not process PG shapes layer by layer.
[12/15 03:06:45    161s] (I)      ============== Pin Summary ==============
[12/15 03:06:45    161s] (I)      +-------+--------+---------+------------+
[12/15 03:06:45    161s] (I)      | Layer | # pins | % total |      Group |
[12/15 03:06:45    161s] (I)      +-------+--------+---------+------------+
[12/15 03:06:45    161s] (I)      |     1 |  37728 |   99.09 |        Pin |
[12/15 03:06:45    161s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/15 03:06:45    161s] (I)      |     3 |    304 |    0.80 | Pin access |
[12/15 03:06:45    161s] (I)      |     4 |      0 |    0.00 |      Other |
[12/15 03:06:45    161s] (I)      |     5 |     44 |    0.12 |      Other |
[12/15 03:06:45    161s] (I)      +-------+--------+---------+------------+
[12/15 03:06:45    161s] (I)      Use row-based GCell size
[12/15 03:06:45    161s] (I)      Use row-based GCell align
[12/15 03:06:45    161s] (I)      layer 0 area = 83000
[12/15 03:06:45    161s] (I)      layer 1 area = 67600
[12/15 03:06:45    161s] (I)      layer 2 area = 240000
[12/15 03:06:45    161s] (I)      layer 3 area = 240000
[12/15 03:06:45    161s] (I)      layer 4 area = 4000000
[12/15 03:06:45    161s] (I)      GCell unit size   : 4140
[12/15 03:06:45    161s] (I)      GCell multiplier  : 1
[12/15 03:06:45    161s] (I)      GCell row height  : 4140
[12/15 03:06:45    161s] (I)      Actual row height : 4140
[12/15 03:06:45    161s] (I)      GCell align ref   : 480220 480220
[12/15 03:06:45    161s] [NR-eGR] Track table information for default rule: 
[12/15 03:06:45    161s] [NR-eGR] met1 has single uniform track structure
[12/15 03:06:45    161s] [NR-eGR] met2 has single uniform track structure
[12/15 03:06:45    161s] [NR-eGR] met3 has single uniform track structure
[12/15 03:06:45    161s] [NR-eGR] met4 has single uniform track structure
[12/15 03:06:45    161s] [NR-eGR] met5 has single uniform track structure
[12/15 03:06:45    161s] (I)      =============== Default via ===============
[12/15 03:06:45    161s] (I)      +---+------------------+------------------+
[12/15 03:06:45    161s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/15 03:06:45    161s] (I)      +---+------------------+------------------+
[12/15 03:06:45    161s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[12/15 03:06:45    161s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[12/15 03:06:45    161s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[12/15 03:06:45    161s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[12/15 03:06:45    161s] (I)      +---+------------------+------------------+
[12/15 03:06:45    161s] [NR-eGR] Read 6040 PG shapes
[12/15 03:06:45    161s] [NR-eGR] Read 0 clock shapes
[12/15 03:06:45    161s] [NR-eGR] Read 0 other shapes
[12/15 03:06:45    161s] [NR-eGR] #Routing Blockages  : 0
[12/15 03:06:45    161s] [NR-eGR] #Instance Blockages : 45786
[12/15 03:06:45    161s] [NR-eGR] #PG Blockages       : 6040
[12/15 03:06:45    161s] [NR-eGR] #Halo Blockages     : 0
[12/15 03:06:45    161s] [NR-eGR] #Boundary Blockages : 0
[12/15 03:06:45    161s] [NR-eGR] #Clock Blockages    : 0
[12/15 03:06:45    161s] [NR-eGR] #Other Blockages    : 0
[12/15 03:06:45    161s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/15 03:06:45    161s] (I)      Custom ignore net properties:
[12/15 03:06:45    161s] (I)      1 : NotLegal
[12/15 03:06:45    161s] (I)      Default ignore net properties:
[12/15 03:06:45    161s] (I)      1 : Special
[12/15 03:06:45    161s] (I)      2 : Analog
[12/15 03:06:45    161s] (I)      3 : Fixed
[12/15 03:06:45    161s] (I)      4 : Skipped
[12/15 03:06:45    161s] (I)      5 : MixedSignal
[12/15 03:06:45    161s] (I)      Prerouted net properties:
[12/15 03:06:45    161s] (I)      1 : NotLegal
[12/15 03:06:45    161s] (I)      2 : Special
[12/15 03:06:45    161s] (I)      3 : Analog
[12/15 03:06:45    161s] (I)      4 : Fixed
[12/15 03:06:45    161s] (I)      5 : Skipped
[12/15 03:06:45    161s] (I)      6 : MixedSignal
[12/15 03:06:45    161s] [NR-eGR] Early global route reroute all routable nets
[12/15 03:06:45    161s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/15 03:06:45    161s] [NR-eGR] Read 12159 nets ( ignored 0 )
[12/15 03:06:45    161s] (I)        Front-side 12159 ( ignored 0 )
[12/15 03:06:45    161s] (I)        Back-side  0 ( ignored 0 )
[12/15 03:06:45    161s] (I)        Both-side  0 ( ignored 0 )
[12/15 03:06:45    161s] (I)      early_global_route_priority property id does not exist.
[12/15 03:06:45    161s] (I)      Read Num Blocks=51826  Num Prerouted Wires=0  Num CS=0
[12/15 03:06:45    161s] (I)      Layer 1 (V) : #blockages 10351 : #preroutes 0
[12/15 03:06:45    161s] (I)      Layer 2 (H) : #blockages 32558 : #preroutes 0
[12/15 03:06:45    161s] (I)      Layer 3 (V) : #blockages 6335 : #preroutes 0
[12/15 03:06:45    161s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/15 03:06:45    161s] (I)      Number of ignored nets                =      0
[12/15 03:06:45    161s] (I)      Number of connected nets              =      0
[12/15 03:06:45    161s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/15 03:06:45    161s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/15 03:06:45    161s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/15 03:06:45    161s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/15 03:06:45    161s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/15 03:06:45    161s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/15 03:06:45    161s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/15 03:06:45    161s] (I)      Ndr track 0 does not exist
[12/15 03:06:45    161s] (I)      ---------------------Grid Graph Info--------------------
[12/15 03:06:45    161s] (I)      Routing area        : (0, 0) - (1547330, 1563665)
[12/15 03:06:45    161s] (I)      Core area           : (480220, 480220) - (1067310, 1080520)
[12/15 03:06:45    161s] (I)      Site width          :   460  (dbu)
[12/15 03:06:45    161s] (I)      Row height          :  4140  (dbu)
[12/15 03:06:45    161s] (I)      GCell row height    :  4140  (dbu)
[12/15 03:06:45    161s] (I)      GCell width         :  4140  (dbu)
[12/15 03:06:45    161s] (I)      GCell height        :  4140  (dbu)
[12/15 03:06:45    161s] (I)      Grid                :   373   377     5
[12/15 03:06:45    161s] (I)      Layer numbers       :     1     2     3     4     5
[12/15 03:06:45    161s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/15 03:06:45    161s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/15 03:06:45    161s] (I)      Default wire width  :   140   140   300   300  1600
[12/15 03:06:45    161s] (I)      Default wire space  :   140   140   300   300  1600
[12/15 03:06:45    161s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/15 03:06:45    161s] (I)      Default pitch size  :   280   460   610   615  3660
[12/15 03:06:45    161s] (I)      First track coord   :   440   440   760   520  4420
[12/15 03:06:45    161s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/15 03:06:45    161s] (I)      Total num of tracks :  3399  3363  2562  2515   426
[12/15 03:06:45    161s] (I)      Num of masks        :     1     1     1     1     1
[12/15 03:06:45    161s] (I)      Num of trim masks   :     0     0     0     0     0
[12/15 03:06:45    161s] (I)      --------------------------------------------------------
[12/15 03:06:45    161s] 
[12/15 03:06:45    161s] [NR-eGR] ============ Routing rule table ============
[12/15 03:06:45    161s] [NR-eGR] Rule id: 0  Nets: 12115
[12/15 03:06:45    161s] [NR-eGR] ========================================
[12/15 03:06:45    161s] [NR-eGR] 
[12/15 03:06:45    161s] (I)      ======== NDR :  =========
[12/15 03:06:45    161s] (I)      +--------------+--------+
[12/15 03:06:45    161s] (I)      |           ID |      0 |
[12/15 03:06:45    161s] (I)      |         Name |        |
[12/15 03:06:45    161s] (I)      |      Default |    yes |
[12/15 03:06:45    161s] (I)      |  Clk Special |     no |
[12/15 03:06:45    161s] (I)      | Hard spacing |     no |
[12/15 03:06:45    161s] (I)      |    NDR track | (none) |
[12/15 03:06:45    161s] (I)      |      NDR via | (none) |
[12/15 03:06:45    161s] (I)      |  Extra space |      0 |
[12/15 03:06:45    161s] (I)      |      Shields |      0 |
[12/15 03:06:45    161s] (I)      |   Demand (H) |      1 |
[12/15 03:06:45    161s] (I)      |   Demand (V) |      1 |
[12/15 03:06:45    161s] (I)      |        #Nets |  12115 |
[12/15 03:06:45    161s] (I)      +--------------+--------+
[12/15 03:06:45    161s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:06:45    161s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/15 03:06:45    161s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:06:45    161s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/15 03:06:45    161s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/15 03:06:45    161s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/15 03:06:45    161s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/15 03:06:45    161s] (I)      +-------------------------------------------------------------------------------------+
[12/15 03:06:45    161s] (I)      =============== Blocked Tracks ===============
[12/15 03:06:45    161s] (I)      +-------+---------+----------+---------------+
[12/15 03:06:45    161s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/15 03:06:45    161s] (I)      +-------+---------+----------+---------------+
[12/15 03:06:45    161s] (I)      |     1 |       0 |        0 |         0.00% |
[12/15 03:06:45    161s] (I)      |     2 | 1267851 |   661739 |        52.19% |
[12/15 03:06:45    161s] (I)      |     3 |  955626 |   491241 |        51.41% |
[12/15 03:06:45    161s] (I)      |     4 |  948155 |   555284 |        58.56% |
[12/15 03:06:45    161s] (I)      |     5 |  158898 |    94179 |        59.27% |
[12/15 03:06:45    161s] (I)      +-------+---------+----------+---------------+
[12/15 03:06:45    161s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.80 MB )
[12/15 03:06:45    161s] (I)      Reset routing kernel
[12/15 03:06:45    161s] (I)      Started Global Routing ( Curr Mem: 3.80 MB )
[12/15 03:06:45    161s] (I)      totalPins=36554  totalGlobalPin=35433 (96.93%)
[12/15 03:06:45    161s] (I)      ================= Net Group Info =================
[12/15 03:06:45    161s] (I)      +----+----------------+--------------+-----------+
[12/15 03:06:45    161s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/15 03:06:45    161s] (I)      +----+----------------+--------------+-----------+
[12/15 03:06:45    161s] (I)      |  1 |          12115 |      met2(2) |   met5(5) |
[12/15 03:06:45    161s] (I)      +----+----------------+--------------+-----------+
[12/15 03:06:45    161s] (I)      total 2D Cap : 1566353 = (533186 H, 1033167 V)
[12/15 03:06:45    161s] (I)      total 2D Demand : 1120 = (0 H, 1120 V)
[12/15 03:06:45    161s] (I)      Adjusted 0 GCells for pin access
[12/15 03:06:45    161s] [NR-eGR] Layer group 1: route 12115 net(s) in layer range [2, 5]
[12/15 03:06:45    161s] (I)      
[12/15 03:06:45    161s] (I)      ============  Phase 1a Route ============
[12/15 03:06:45    161s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 95
[12/15 03:06:45    161s] (I)      Usage: 99239 = (48878 H, 50361 V) = (9.17% H, 4.87% V) = (2.024e+05um H, 2.085e+05um V)
[12/15 03:06:45    161s] (I)      
[12/15 03:06:45    161s] (I)      ============  Phase 1b Route ============
[12/15 03:06:45    161s] (I)      Usage: 99375 = (48923 H, 50452 V) = (9.18% H, 4.88% V) = (2.025e+05um H, 2.089e+05um V)
[12/15 03:06:45    161s] (I)      Overflow of layer group 1: 1.03% H + 0.05% V. EstWL: 4.114125e+05um
[12/15 03:06:45    161s] (I)      Congestion metric : 3.07%H 0.16%V, 3.22%HV
[12/15 03:06:45    161s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/15 03:06:45    161s] (I)      
[12/15 03:06:45    161s] (I)      ============  Phase 1c Route ============
[12/15 03:06:45    161s] (I)      Level2 Grid: 75 x 76
[12/15 03:06:45    161s] (I)      Usage: 99855 = (49121 H, 50734 V) = (9.21% H, 4.91% V) = (2.034e+05um H, 2.100e+05um V)
[12/15 03:06:45    161s] (I)      
[12/15 03:06:45    161s] (I)      ============  Phase 1d Route ============
[12/15 03:06:45    161s] (I)      Usage: 99881 = (49127 H, 50754 V) = (9.21% H, 4.91% V) = (2.034e+05um H, 2.101e+05um V)
[12/15 03:06:45    161s] (I)      
[12/15 03:06:45    161s] (I)      ============  Phase 1e Route ============
[12/15 03:06:45    161s] (I)      Usage: 99921 = (49153 H, 50768 V) = (9.22% H, 4.91% V) = (2.035e+05um H, 2.102e+05um V)
[12/15 03:06:45    161s] [NR-eGR] Early Global Route overflow of layer group 1: 1.02% H + 0.02% V. EstWL: 4.136729e+05um
[12/15 03:06:45    161s] (I)      
[12/15 03:06:45    161s] (I)      ============  Phase 1l Route ============
[12/15 03:06:45    161s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/15 03:06:45    161s] (I)      Layer  2:     634734     52121         0      598077      664155    (47.38%) 
[12/15 03:06:45    161s] (I)      Layer  3:     468682    101950      8186      465112      486708    (48.87%) 
[12/15 03:06:45    161s] (I)      Layer  4:     400428     26124       347      501014      443094    (53.07%) 
[12/15 03:06:45    161s] (I)      Layer  5:      65793      5749        83       91182       67455    (57.48%) 
[12/15 03:06:45    161s] (I)      Total:       1569637    185944      8616     1655384     1661410    (49.91%) 
[12/15 03:06:45    161s] (I)      
[12/15 03:06:45    161s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/15 03:06:45    161s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/15 03:06:45    161s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/15 03:06:45    161s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[12/15 03:06:45    161s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/15 03:06:45    161s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 03:06:45    161s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/15 03:06:45    161s] [NR-eGR]    met3 ( 3)      2592( 3.61%)       946( 1.32%)       224( 0.31%)        25( 0.03%)   ( 5.28%) 
[12/15 03:06:45    161s] [NR-eGR]    met4 ( 4)       196( 0.30%)        25( 0.04%)         3( 0.00%)         0( 0.00%)   ( 0.34%) 
[12/15 03:06:45    161s] [NR-eGR]    met5 ( 5)        83( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[12/15 03:06:45    161s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/15 03:06:45    161s] [NR-eGR]        Total      2871( 1.06%)       971( 0.36%)       227( 0.08%)        25( 0.01%)   ( 1.51%) 
[12/15 03:06:45    161s] [NR-eGR] 
[12/15 03:06:45    161s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.13 sec, Curr Mem: 3.80 MB )
[12/15 03:06:45    161s] (I)      Updating congestion map
[12/15 03:06:45    161s] (I)      total 2D Cap : 1573574 = (536050 H, 1037524 V)
[12/15 03:06:45    161s] [NR-eGR] Overflow after Early Global Route 3.58% H + 0.01% V
[12/15 03:06:45    161s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.22 sec, Curr Mem: 3.79 MB )
[12/15 03:06:45    161s] (I)      ======================================= Runtime Summary ========================================
[12/15 03:06:45    161s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/15 03:06:45    161s] (I)      ------------------------------------------------------------------------------------------------
[12/15 03:06:45    161s] (I)       Early Global Route kernel                    100.00%  84.02 sec  84.25 sec  0.22 sec  0.36 sec 
[12/15 03:06:45    161s] (I)       +-Import and model                            35.71%  84.02 sec  84.10 sec  0.08 sec  0.08 sec 
[12/15 03:06:45    161s] (I)       | +-Create place DB                           11.39%  84.02 sec  84.05 sec  0.03 sec  0.03 sec 
[12/15 03:06:45    161s] (I)       | | +-Import place data                       11.35%  84.02 sec  84.05 sec  0.03 sec  0.03 sec 
[12/15 03:06:45    161s] (I)       | | | +-Read instances and placement           3.46%  84.02 sec  84.03 sec  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)       | | | +-Read nets                              7.73%  84.03 sec  84.05 sec  0.02 sec  0.02 sec 
[12/15 03:06:45    161s] (I)       | +-Create route DB                           21.08%  84.05 sec  84.10 sec  0.05 sec  0.05 sec 
[12/15 03:06:45    161s] (I)       | | +-Import route data (8T)                  20.96%  84.05 sec  84.10 sec  0.05 sec  0.05 sec 
[12/15 03:06:45    161s] (I)       | | | +-Read blockages ( Layer 2-5 )           3.42%  84.05 sec  84.06 sec  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)       | | | | +-Read routing blockages               0.00%  84.05 sec  84.05 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | | +-Read instance blockages              2.08%  84.05 sec  84.06 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | | +-Read PG blockages                    1.06%  84.06 sec  84.06 sec  0.00 sec  0.01 sec 
[12/15 03:06:45    161s] (I)       | | | | | +-Allocate memory for PG via list    0.09%  84.06 sec  84.06 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | | +-Read clock blockages                 0.01%  84.06 sec  84.06 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | | +-Read other blockages                 0.01%  84.06 sec  84.06 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | | +-Read halo blockages                  0.02%  84.06 sec  84.06 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | | +-Read boundary cut boxes              0.00%  84.06 sec  84.06 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | +-Read blackboxes                        0.00%  84.06 sec  84.06 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | +-Read prerouted                         3.28%  84.06 sec  84.07 sec  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)       | | | +-Read nets                              0.97%  84.07 sec  84.07 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | +-Set up via pillars                     0.01%  84.07 sec  84.07 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | +-Initialize 3D grid graph               0.40%  84.07 sec  84.07 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | +-Model blockage capacity               11.14%  84.07 sec  84.10 sec  0.02 sec  0.02 sec 
[12/15 03:06:45    161s] (I)       | | | | +-Initialize 3D capacity              10.24%  84.07 sec  84.09 sec  0.02 sec  0.02 sec 
[12/15 03:06:45    161s] (I)       | +-Read aux data                              0.00%  84.10 sec  84.10 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | +-Others data preparation                    0.00%  84.10 sec  84.10 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | +-Create route kernel                        2.54%  84.10 sec  84.10 sec  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)       +-Global Routing                              57.71%  84.10 sec  84.23 sec  0.13 sec  0.26 sec 
[12/15 03:06:45    161s] (I)       | +-Initialization                             1.55%  84.10 sec  84.11 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | +-Net group 1                               52.40%  84.11 sec  84.22 sec  0.12 sec  0.25 sec 
[12/15 03:06:45    161s] (I)       | | +-Generate topology (8T)                   2.41%  84.11 sec  84.11 sec  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)       | | +-Phase 1a                                11.66%  84.12 sec  84.15 sec  0.03 sec  0.06 sec 
[12/15 03:06:45    161s] (I)       | | | +-Pattern routing (8T)                   7.97%  84.12 sec  84.14 sec  0.02 sec  0.05 sec 
[12/15 03:06:45    161s] (I)       | | | +-Pattern Routing Avoiding Blockages     2.14%  84.14 sec  84.15 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | +-Add via demand to 2D                   1.29%  84.15 sec  84.15 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | +-Phase 1b                                 9.24%  84.15 sec  84.17 sec  0.02 sec  0.04 sec 
[12/15 03:06:45    161s] (I)       | | | +-Monotonic routing (8T)                 5.92%  84.15 sec  84.16 sec  0.01 sec  0.03 sec 
[12/15 03:06:45    161s] (I)       | | +-Phase 1c                                 3.19%  84.17 sec  84.18 sec  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)       | | | +-Two level Routing                      3.15%  84.17 sec  84.18 sec  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)       | | | | +-Two Level Routing (Regular)          1.96%  84.17 sec  84.17 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | | +-Two Level Routing (Strong)           0.80%  84.17 sec  84.18 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | +-Phase 1d                                 2.11%  84.18 sec  84.18 sec  0.00 sec  0.01 sec 
[12/15 03:06:45    161s] (I)       | | | +-Detoured routing (8T)                  2.06%  84.18 sec  84.18 sec  0.00 sec  0.01 sec 
[12/15 03:06:45    161s] (I)       | | +-Phase 1e                                 0.85%  84.18 sec  84.18 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | +-Route legalization                     0.61%  84.18 sec  84.18 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | | | +-Legalize Blockage Violations         0.58%  84.18 sec  84.18 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)       | | +-Phase 1l                                18.40%  84.18 sec  84.22 sec  0.04 sec  0.11 sec 
[12/15 03:06:45    161s] (I)       | | | +-Layer assignment (8T)                 16.19%  84.19 sec  84.22 sec  0.04 sec  0.11 sec 
[12/15 03:06:45    161s] (I)       +-Export cong map                              5.79%  84.23 sec  84.25 sec  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)       | +-Export 2D cong map                         0.75%  84.24 sec  84.25 sec  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)      ======================= Summary by functions ========================
[12/15 03:06:45    161s] (I)       Lv  Step                                      %      Real       CPU 
[12/15 03:06:45    161s] (I)      ---------------------------------------------------------------------
[12/15 03:06:45    161s] (I)        0  Early Global Route kernel           100.00%  0.22 sec  0.36 sec 
[12/15 03:06:45    161s] (I)        1  Global Routing                       57.71%  0.13 sec  0.26 sec 
[12/15 03:06:45    161s] (I)        1  Import and model                     35.71%  0.08 sec  0.08 sec 
[12/15 03:06:45    161s] (I)        1  Export cong map                       5.79%  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)        2  Net group 1                          52.40%  0.12 sec  0.25 sec 
[12/15 03:06:45    161s] (I)        2  Create route DB                      21.08%  0.05 sec  0.05 sec 
[12/15 03:06:45    161s] (I)        2  Create place DB                      11.39%  0.03 sec  0.03 sec 
[12/15 03:06:45    161s] (I)        2  Create route kernel                   2.54%  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)        2  Initialization                        1.55%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        2  Export 2D cong map                    0.75%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        2  Others data preparation               0.00%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        3  Import route data (8T)               20.96%  0.05 sec  0.05 sec 
[12/15 03:06:45    161s] (I)        3  Phase 1l                             18.40%  0.04 sec  0.11 sec 
[12/15 03:06:45    161s] (I)        3  Phase 1a                             11.66%  0.03 sec  0.06 sec 
[12/15 03:06:45    161s] (I)        3  Import place data                    11.35%  0.03 sec  0.03 sec 
[12/15 03:06:45    161s] (I)        3  Phase 1b                              9.24%  0.02 sec  0.04 sec 
[12/15 03:06:45    161s] (I)        3  Phase 1c                              3.19%  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)        3  Generate topology (8T)                2.41%  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)        3  Phase 1d                              2.11%  0.00 sec  0.01 sec 
[12/15 03:06:45    161s] (I)        3  Phase 1e                              0.85%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        4  Layer assignment (8T)                16.19%  0.04 sec  0.11 sec 
[12/15 03:06:45    161s] (I)        4  Model blockage capacity              11.14%  0.02 sec  0.02 sec 
[12/15 03:06:45    161s] (I)        4  Read nets                             8.70%  0.02 sec  0.02 sec 
[12/15 03:06:45    161s] (I)        4  Pattern routing (8T)                  7.97%  0.02 sec  0.05 sec 
[12/15 03:06:45    161s] (I)        4  Monotonic routing (8T)                5.92%  0.01 sec  0.03 sec 
[12/15 03:06:45    161s] (I)        4  Read instances and placement          3.46%  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)        4  Read blockages ( Layer 2-5 )          3.42%  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)        4  Read prerouted                        3.28%  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)        4  Two level Routing                     3.15%  0.01 sec  0.01 sec 
[12/15 03:06:45    161s] (I)        4  Pattern Routing Avoiding Blockages    2.14%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        4  Detoured routing (8T)                 2.06%  0.00 sec  0.01 sec 
[12/15 03:06:45    161s] (I)        4  Add via demand to 2D                  1.29%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        4  Route legalization                    0.61%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        4  Initialize 3D grid graph              0.40%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        5  Initialize 3D capacity               10.24%  0.02 sec  0.02 sec 
[12/15 03:06:45    161s] (I)        5  Read instance blockages               2.08%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        5  Two Level Routing (Regular)           1.96%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        5  Read PG blockages                     1.06%  0.00 sec  0.01 sec 
[12/15 03:06:45    161s] (I)        5  Two Level Routing (Strong)            0.80%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        5  Legalize Blockage Violations          0.58%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] (I)        6  Allocate memory for PG via list       0.09%  0.00 sec  0.00 sec 
[12/15 03:06:45    161s] Running post-eGR process
[12/15 03:06:45    161s] OPERPROF: Starting HotSpotCal at level 1, MEM:3977.2M, EPOCH TIME: 1734228405.327351
[12/15 03:06:45    161s] [hotspot] +------------+---------------+---------------+
[12/15 03:06:45    161s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 03:06:45    161s] [hotspot] +------------+---------------+---------------+
[12/15 03:06:45    161s] [hotspot] | normalized |          7.08 |         67.41 |
[12/15 03:06:45    161s] [hotspot] +------------+---------------+---------------+
[12/15 03:06:45    161s] Local HotSpot Analysis: normalized max congestion hotspot area = 7.08, normalized total congestion hotspot area = 67.41 (area is in unit of 4 std-cell row bins)
[12/15 03:06:45    161s] [hotspot] max/total 7.08/67.41, big hotspot (>10) total 17.05
[12/15 03:06:45    161s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] [hotspot] |  1  |   898.36   832.12   964.60   898.36 |        5.18   |
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] [hotspot] |  2  |   567.16   931.48   633.40   997.72 |        4.85   |
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] [hotspot] |  3  |   765.88   699.64   832.12   765.88 |        3.93   |
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] [hotspot] |  4  |   633.40   865.24   699.64   931.48 |        3.67   |
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] [hotspot] |  5  |   799.00   567.16   865.24   633.40 |        3.28   |
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] Top 5 hotspots total area: 20.92
[12/15 03:06:45    161s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.011, REAL:0.006, MEM:3977.2M, EPOCH TIME: 1734228405.333495
[12/15 03:06:45    161s] [hotspot] Hotspot report including placement blocked areas
[12/15 03:06:45    161s] OPERPROF: Starting HotSpotCal at level 1, MEM:3977.2M, EPOCH TIME: 1734228405.333647
[12/15 03:06:45    161s] [hotspot] +------------+---------------+---------------+
[12/15 03:06:45    161s] [hotspot] |            |   max hotspot | total hotspot |
[12/15 03:06:45    161s] [hotspot] +------------+---------------+---------------+
[12/15 03:06:45    161s] [hotspot] | normalized |          7.08 |         67.41 |
[12/15 03:06:45    161s] [hotspot] +------------+---------------+---------------+
[12/15 03:06:45    161s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 7.08, normalized total congestion hotspot area = 67.41 (area is in unit of 4 std-cell row bins)
[12/15 03:06:45    161s] [hotspot] max/total 7.08/67.41, big hotspot (>10) total 17.05
[12/15 03:06:45    161s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] [hotspot] |  1  |   898.36   832.12   964.60   898.36 |        5.18   |
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] [hotspot] |  2  |   567.16   931.48   633.40   997.72 |        4.85   |
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] [hotspot] |  3  |   765.88   699.64   832.12   765.88 |        3.93   |
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] [hotspot] |  4  |   633.40   865.24   699.64   931.48 |        3.67   |
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] [hotspot] |  5  |   799.00   567.16   865.24   633.40 |        3.28   |
[12/15 03:06:45    161s] [hotspot] +-----+-------------------------------------+---------------+
[12/15 03:06:45    161s] Top 5 hotspots total area: 20.92
[12/15 03:06:45    161s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:3977.2M, EPOCH TIME: 1734228405.338802
[12/15 03:06:45    161s] Reported timing to dir ./timingReports
[12/15 03:06:45    161s] **optDesign ... cpu = 0:00:55, real = 0:00:35, mem = 2892.4M, totSessionCpu=0:02:42 **
[12/15 03:06:45    161s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3970.2M, EPOCH TIME: 1734228405.345519
[12/15 03:06:45    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:45    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:45    161s] 
[12/15 03:06:45    161s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:06:45    161s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:3970.2M, EPOCH TIME: 1734228405.349516
[12/15 03:06:45    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:45    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:47    162s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.686  |   N/A   | -3.686  |
|           TNS (ns):|-157.393 |   N/A   |-157.393 |
|    Violating Paths:|   47    |   N/A   |   47    |
|          All Paths:|   49    |   N/A   |   49    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.516%
Routing Overflow: 3.58% H and 0.01% V
------------------------------------------------------------------

[12/15 03:06:47    162s] **optDesign ... cpu = 0:00:56, real = 0:00:37, mem = 2905.3M, totSessionCpu=0:02:43 **
[12/15 03:06:47    162s] *** Finished optDesign ***
[12/15 03:06:51    163s] Info: final physical memory for 9 CRR processes is 824.34MB.
[12/15 03:06:53    163s] Info: Summary of CRR changes:
[12/15 03:06:53    163s]       - Timing transform commits:       0
[12/15 03:06:53    163s] 
[12/15 03:06:53    163s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:03 real=0:00:59.4)
[12/15 03:06:53    163s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.6)
[12/15 03:06:53    163s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.6)
[12/15 03:06:53    163s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.7 real=0:00:01.7)
[12/15 03:06:53    163s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:21.4 real=0:00:05.7)
[12/15 03:06:53    163s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:01.5 real=0:00:00.8)
[12/15 03:06:53    163s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:00.7 real=0:00:00.5)
[12/15 03:06:53    163s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.8 real=0:00:01.2)
[12/15 03:06:53    163s] Deleting Lib Analyzer.
[12/15 03:06:53    163s] clean pInstBBox. size 0
[12/15 03:06:53    163s] Cell fpga_top LLGs are deleted
[12/15 03:06:53    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:53    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:06:53    163s] Info: pop threads available for lower-level modules during optimization.
[12/15 03:06:53    163s] 
[12/15 03:06:53    163s] TimeStamp Deleting Cell Server Begin ...
[12/15 03:06:53    163s] 
[12/15 03:06:53    163s] TimeStamp Deleting Cell Server End ...
[12/15 03:06:53    163s] Disable CTE adjustment.
[12/15 03:06:53    163s] Disable Layer aware incrSKP.
[12/15 03:06:53    163s] #optDebug: fT-D <X 1 0 0 0>
[12/15 03:06:53    163s] VSMManager cleared!
[12/15 03:06:53    163s] **place_opt_design ... cpu = 0:00:56, real = 0:00:43, mem = 3917.3M **
[12/15 03:06:53    163s] *** Finished GigaPlace ***
[12/15 03:06:53    163s] 
[12/15 03:06:53    163s] *** Summary of all messages that are not suppressed in this session:
[12/15 03:06:53    163s] Severity  ID               Count  Summary                                  
[12/15 03:06:53    163s] ERROR     IMPESI-2221         41  No driver %s is found in the delay stage...
[12/15 03:06:53    163s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[12/15 03:06:53    163s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[12/15 03:06:53    163s] WARNING   TCLCMD-513           8  The software could not find a matching o...
[12/15 03:06:53    163s] *** Message Summary: 10 warning(s), 41 error(s)
[12/15 03:06:53    163s] 
[12/15 03:06:53    163s] *** place_opt_design #1 [finish] : cpu/real = 0:00:56.1/0:00:42.7 (1.3), totSession cpu/real = 0:02:43.1/0:05:44.8 (0.5), mem = 3917.3M
[12/15 03:06:53    163s] 
[12/15 03:06:53    163s] =============================================================================================
[12/15 03:06:53    163s]  Final TAT Report : place_opt_design #1                                         22.33-s094_1
[12/15 03:06:53    163s] =============================================================================================
[12/15 03:06:53    163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:06:53    163s] ---------------------------------------------------------------------------------------------
[12/15 03:06:53    163s] [ InitOpt                ]      1   0:00:14.7  (  34.5 % )     0:00:16.3 /  0:00:05.1    0.3
[12/15 03:06:53    163s] [ WnsOpt                 ]      1   0:00:00.6  (   1.4 % )     0:00:00.8 /  0:00:01.4    1.9
[12/15 03:06:53    163s] [ TnsOpt                 ]      2   0:00:00.9  (   2.1 % )     0:00:00.9 /  0:00:01.1    1.3
[12/15 03:06:53    163s] [ GlobalOpt              ]      1   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.7    1.2
[12/15 03:06:53    163s] [ DrvOpt                 ]      5   0:00:03.9  (   9.1 % )     0:00:04.2 /  0:00:09.9    2.3
[12/15 03:06:53    163s] [ SimplifyNetlist        ]      1   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.8    1.2
[12/15 03:06:53    163s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.4    2.9
[12/15 03:06:53    163s] [ AreaOpt                ]      2   0:00:01.3  (   3.1 % )     0:00:01.6 /  0:00:03.5    2.2
[12/15 03:06:53    163s] [ ViewPruning            ]      8   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/15 03:06:53    163s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.1 % )     0:00:03.0 /  0:00:04.7    1.6
[12/15 03:06:53    163s] [ DrvReport              ]      3   0:00:01.7  (   3.9 % )     0:00:01.7 /  0:00:00.4    0.3
[12/15 03:06:53    163s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.9
[12/15 03:06:53    163s] [ SlackTraversorInit     ]     11   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.6    1.2
[12/15 03:06:53    163s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:53    163s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    2.1
[12/15 03:06:53    163s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.7
[12/15 03:06:53    163s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:06:53    163s] [ IncrReplace            ]      1   0:00:05.1  (  11.9 % )     0:00:06.6 /  0:00:24.3    3.7
[12/15 03:06:53    163s] [ RefinePlace            ]      4   0:00:01.3  (   3.1 % )     0:00:01.3 /  0:00:02.3    1.7
[12/15 03:06:53    163s] [ DetailPlaceInit        ]      5   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.6
[12/15 03:06:53    163s] [ EarlyGlobalRoute       ]      2   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:01.1    1.8
[12/15 03:06:53    163s] [ ExtractRC              ]      3   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.3    1.3
[12/15 03:06:53    163s] [ FullDelayCalc          ]      3   0:00:01.8  (   4.1 % )     0:00:01.8 /  0:00:07.0    4.0
[12/15 03:06:53    163s] [ TimingUpdate           ]     40   0:00:01.6  (   3.7 % )     0:00:02.8 /  0:00:09.8    3.5
[12/15 03:06:53    163s] [ TimingReport           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[12/15 03:06:53    163s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/15 03:06:53    163s] [ MISC                   ]          0:00:06.8  (  15.8 % )     0:00:06.8 /  0:00:01.9    0.3
[12/15 03:06:53    163s] ---------------------------------------------------------------------------------------------
[12/15 03:06:53    163s]  place_opt_design #1 TOTAL          0:00:42.7  ( 100.0 % )     0:00:42.7 /  0:00:56.1    1.3
[12/15 03:06:53    163s] ---------------------------------------------------------------------------------------------
[12/15 03:06:53    163s] 
[12/15 03:07:36    165s] <CMD> set_ccopt_property buffer_cells {CKBUFX8 CKBUFX4 CKBUFX2}
[12/15 03:07:47    166s] <CMD> create_ccopt_clock_tree_spec
[12/15 03:07:47    166s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[12/15 03:07:47    166s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/15 03:07:47    166s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/15 03:07:47    166s] 
[12/15 03:07:47    166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/15 03:07:47    166s] Summary for sequential cells identification: 
[12/15 03:07:47    166s]   Identified SBFF number: 16
[12/15 03:07:47    166s]   Identified MBFF number: 0
[12/15 03:07:47    166s]   Identified SB Latch number: 0
[12/15 03:07:47    166s]   Identified MB Latch number: 0
[12/15 03:07:47    166s]   Not identified SBFF number: 0
[12/15 03:07:47    166s]   Not identified MBFF number: 0
[12/15 03:07:47    166s]   Not identified SB Latch number: 0
[12/15 03:07:47    166s]   Not identified MB Latch number: 0
[12/15 03:07:47    166s]   Number of sequential cells which are not FFs: 3
[12/15 03:07:47    166s]  Visiting view : VIEW_SETUP
[12/15 03:07:47    166s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/15 03:07:47    166s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/15 03:07:47    166s]  Visiting view : VIEW_HOLD
[12/15 03:07:47    166s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/15 03:07:47    166s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/15 03:07:47    166s] TLC MultiMap info (StdDelay):
[12/15 03:07:47    166s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/15 03:07:47    166s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/15 03:07:47    166s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/15 03:07:47    166s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/15 03:07:47    166s]  Setting StdDelay to: 58.5ps
[12/15 03:07:47    166s] 
[12/15 03:07:47    166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/15 03:07:47    166s] Reset timing graph...
[12/15 03:07:47    166s] Ignoring AAE DB Resetting ...
[12/15 03:07:47    166s] Reset timing graph done.
[12/15 03:07:47    166s] Ignoring AAE DB Resetting ...
[12/15 03:07:47    166s] Analyzing clock structure...
[12/15 03:07:47    166s] Analyzing clock structure done.
[12/15 03:07:47    166s] Reset timing graph...
[12/15 03:07:47    166s] Ignoring AAE DB Resetting ...
[12/15 03:07:47    166s] Reset timing graph done.
[12/15 03:07:47    166s] Checking clock tree convergence...
[12/15 03:07:47    166s] Checking clock tree convergence done.
[12/15 03:12:33    183s] ambiguous command name "get_ccopt_clock_tree": get_ccopt_clock_tree_capacitance get_ccopt_clock_tree_cells get_ccopt_clock_tree_nets get_ccopt_clock_tree_sinks get_ccopt_clock_tree_slew get_ccopt_clock_tree_source_groups get_ccopt_clock_trees
[12/15 03:13:10    185s] <CMD> get_ccopt_clock_trees *
[12/15 03:13:57    188s] <CMD> create_ccopt_clock_tree_spec
[12/15 03:13:57    188s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[12/15 03:13:57    188s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/15 03:13:57    188s] Reset timing graph...
[12/15 03:13:57    188s] Ignoring AAE DB Resetting ...
[12/15 03:13:57    188s] Reset timing graph done.
[12/15 03:13:57    188s] Ignoring AAE DB Resetting ...
[12/15 03:13:58    188s] Analyzing clock structure...
[12/15 03:13:58    188s] Analyzing clock structure done.
[12/15 03:13:58    188s] Reset timing graph...
[12/15 03:13:58    188s] Ignoring AAE DB Resetting ...
[12/15 03:13:58    188s] Reset timing graph done.
[12/15 03:13:58    188s] Checking clock tree convergence...
[12/15 03:13:58    188s] Checking clock tree convergence done.
[12/15 03:14:13    189s] <CMD> ccopt_design
[12/15 03:14:13    189s] #% Begin ccopt_design (date=12/15 03:14:13, mem=2733.4M)
[12/15 03:14:13    189s] Turning off fast DC mode.
[12/15 03:14:13    189s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:03:09.5/0:13:05.2 (0.2), mem = 3869.9M
[12/15 03:14:13    189s] Runtime...
[12/15 03:14:13    189s] **INFO: User's settings:
[12/15 03:14:13    189s] setNanoRouteMode -route_extract_third_party_compatible         false
[12/15 03:14:13    189s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     58.5
[12/15 03:14:13    189s] setDesignMode -process                                         130
[12/15 03:14:13    189s] setExtractRCMode -coupling_c_th                                0.4
[12/15 03:14:13    189s] setExtractRCMode -engine                                       preRoute
[12/15 03:14:13    189s] setExtractRCMode -relative_c_th                                1
[12/15 03:14:13    189s] setExtractRCMode -total_c_th                                   0
[12/15 03:14:13    189s] setDelayCalMode -enable_high_fanout                            true
[12/15 03:14:13    189s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[12/15 03:14:13    189s] setDelayCalMode -engine                                        aae
[12/15 03:14:13    189s] setDelayCalMode -ignoreNetLoad                                 false
[12/15 03:14:13    189s] setDelayCalMode -socv_accuracy_mode                            low
[12/15 03:14:13    189s] setOptMode -opt_view_pruning_hold_views_active_list            { VIEW_HOLD }
[12/15 03:14:13    189s] setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
[12/15 03:14:13    189s] setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
[12/15 03:14:13    189s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
[12/15 03:14:13    189s] setOptMode -opt_drv_margin                                     0
[12/15 03:14:13    189s] setOptMode -opt_drv                                            true
[12/15 03:14:13    189s] setOptMode -opt_resize_flip_flops                              true
[12/15 03:14:13    189s] setOptMode -opt_preserve_all_sequential                        true
[12/15 03:14:13    189s] setOptMode -opt_setup_target_slack                             0
[12/15 03:14:13    189s] setPlaceMode -maxRouteLayer                                    5
[12/15 03:14:13    189s] setPlaceMode -place_design_floorplan_mode                      false
[12/15 03:14:13    189s] setPlaceMode -place_detail_check_route                         false
[12/15 03:14:13    189s] setPlaceMode -place_detail_preserve_routing                    true
[12/15 03:14:13    189s] setPlaceMode -place_detail_remove_affected_routing             false
[12/15 03:14:13    189s] setPlaceMode -place_detail_swap_eeq_cells                      false
[12/15 03:14:13    189s] setPlaceMode -place_global_clock_gate_aware                    true
[12/15 03:14:13    189s] setPlaceMode -place_global_cong_effort                         auto
[12/15 03:14:13    189s] setPlaceMode -place_global_ignore_scan                         true
[12/15 03:14:13    189s] setPlaceMode -place_global_ignore_spare                        false
[12/15 03:14:13    189s] setPlaceMode -place_global_module_aware_spare                  false
[12/15 03:14:13    189s] setPlaceMode -place_global_place_io_pins                       false
[12/15 03:14:13    189s] setPlaceMode -place_global_reorder_scan                        false
[12/15 03:14:13    189s] setPlaceMode -powerDriven                                      false
[12/15 03:14:13    189s] setPlaceMode -timingDriven                                     true
[12/15 03:14:13    189s] 
[12/15 03:14:13    189s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/15 03:14:13    189s] (ccopt_design): create_ccopt_clock_tree_spec
[12/15 03:14:13    189s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[12/15 03:14:13    189s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/15 03:14:13    189s] Reset timing graph...
[12/15 03:14:13    189s] Ignoring AAE DB Resetting ...
[12/15 03:14:13    189s] Reset timing graph done.
[12/15 03:14:13    189s] Ignoring AAE DB Resetting ...
[12/15 03:14:13    189s] Analyzing clock structure...
[12/15 03:14:13    189s] Analyzing clock structure done.
[12/15 03:14:13    189s] Reset timing graph...
[12/15 03:14:13    189s] Ignoring AAE DB Resetting ...
[12/15 03:14:13    190s] Reset timing graph done.
[12/15 03:14:13    190s] Checking clock tree convergence...
[12/15 03:14:13    190s] Checking clock tree convergence done.
[12/15 03:14:13    190s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/15 03:14:13    190s] Set place::cacheFPlanSiteMark to 1
[12/15 03:14:13    190s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/15 03:14:13    190s] Using CCOpt effort standard.
[12/15 03:14:13    190s] **ERROR: (IMPCCOPT-2004):	Cannot run 'update_clock_tree_spec_annotations -include_ideal_net_status' as no clock trees are defined.

[12/15 03:14:13    190s] *** Summary of all messages that are not suppressed in this session:
[12/15 03:14:13    190s] Severity  ID               Count  Summary                                  
[12/15 03:14:13    190s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[12/15 03:14:13    190s] *** Message Summary: 0 warning(s), 1 error(s)
[12/15 03:14:13    190s] 
[12/15 03:14:13    190s] *** ccopt_design #1 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.1), totSession cpu/real = 0:03:10.0/0:13:05.7 (0.2), mem = 3882.9M
[12/15 03:14:13    190s] 
[12/15 03:14:13    190s] =============================================================================================
[12/15 03:14:13    190s]  Final TAT Report : ccopt_design #1                                             22.33-s094_1
[12/15 03:14:13    190s] =============================================================================================
[12/15 03:14:13    190s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:14:13    190s] ---------------------------------------------------------------------------------------------
[12/15 03:14:13    190s] [ MISC                   ]          0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.1
[12/15 03:14:13    190s] ---------------------------------------------------------------------------------------------
[12/15 03:14:13    190s]  ccopt_design #1 TOTAL              0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.1
[12/15 03:14:13    190s] ---------------------------------------------------------------------------------------------
[12/15 03:14:13    190s] 
[12/15 03:14:13    190s] #% End ccopt_design (date=12/15 03:14:13, total cpu=0:00:00.5, real=0:00:00.0, peak res=2734.3M, current mem=2734.3M)
[12/15 03:14:13    190s] 
[12/15 03:15:24    193s] <CMD> create_clock -name clk[0] -period 1.777171521 -waveform {0 0.8885857605} [get_ports {PAD_clk[0]}]
[12/15 03:15:24    193s] **ERROR: (TCLCMD-1048):	constraints are specified but no constraint mode is enabled interactively.Use man TCLCMD-1048 to check the correct usage example.

[12/15 03:15:55    195s] <CMD> man TCLCMD-1048
[12/15 03:46:49    290s] <CMD> ccopt_design
[12/15 03:46:49    290s] #% Begin ccopt_design (date=12/15 03:46:49, mem=2757.7M)
[12/15 03:46:49    290s] *** ccopt_design #2 [begin] : totSession cpu/real = 0:04:50.6/0:45:40.9 (0.1), mem = 3869.9M
[12/15 03:46:49    290s] **INFO: User's settings:
[12/15 03:46:49    290s] setNanoRouteMode -route_extract_third_party_compatible         false
[12/15 03:46:49    290s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     58.5
[12/15 03:46:49    290s] setDesignMode -process                                         130
[12/15 03:46:49    290s] setExtractRCMode -coupling_c_th                                0.4
[12/15 03:46:49    290s] setExtractRCMode -engine                                       preRoute
[12/15 03:46:49    290s] setExtractRCMode -relative_c_th                                1
[12/15 03:46:49    290s] setExtractRCMode -total_c_th                                   0
[12/15 03:46:49    290s] setDelayCalMode -enable_high_fanout                            true
[12/15 03:46:49    290s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[12/15 03:46:49    290s] setDelayCalMode -engine                                        aae
[12/15 03:46:49    290s] setDelayCalMode -ignoreNetLoad                                 false
[12/15 03:46:49    290s] setDelayCalMode -socv_accuracy_mode                            low
[12/15 03:46:49    290s] setOptMode -opt_view_pruning_hold_views_active_list            { VIEW_HOLD }
[12/15 03:46:49    290s] setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
[12/15 03:46:49    290s] setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
[12/15 03:46:49    290s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
[12/15 03:46:49    290s] setOptMode -opt_drv_margin                                     0
[12/15 03:46:49    290s] setOptMode -opt_drv                                            true
[12/15 03:46:49    290s] setOptMode -opt_resize_flip_flops                              true
[12/15 03:46:49    290s] setOptMode -opt_preserve_all_sequential                        true
[12/15 03:46:49    290s] setOptMode -opt_setup_target_slack                             0
[12/15 03:46:49    290s] setPlaceMode -maxRouteLayer                                    5
[12/15 03:46:49    290s] setPlaceMode -place_design_floorplan_mode                      false
[12/15 03:46:49    290s] setPlaceMode -place_detail_check_route                         false
[12/15 03:46:49    290s] setPlaceMode -place_detail_preserve_routing                    true
[12/15 03:46:49    290s] setPlaceMode -place_detail_remove_affected_routing             false
[12/15 03:46:49    290s] setPlaceMode -place_detail_swap_eeq_cells                      false
[12/15 03:46:49    290s] setPlaceMode -place_global_clock_gate_aware                    true
[12/15 03:46:49    290s] setPlaceMode -place_global_cong_effort                         auto
[12/15 03:46:49    290s] setPlaceMode -place_global_ignore_scan                         true
[12/15 03:46:49    290s] setPlaceMode -place_global_ignore_spare                        false
[12/15 03:46:49    290s] setPlaceMode -place_global_module_aware_spare                  false
[12/15 03:46:49    290s] setPlaceMode -place_global_place_io_pins                       false
[12/15 03:46:49    290s] setPlaceMode -place_global_reorder_scan                        false
[12/15 03:46:49    290s] setPlaceMode -powerDriven                                      false
[12/15 03:46:49    290s] setPlaceMode -timingDriven                                     true
[12/15 03:46:49    290s] 
[12/15 03:46:49    290s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/15 03:46:49    290s] (ccopt_design): create_ccopt_clock_tree_spec
[12/15 03:46:49    290s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[12/15 03:46:49    290s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/15 03:46:49    290s] Reset timing graph...
[12/15 03:46:49    290s] Ignoring AAE DB Resetting ...
[12/15 03:46:49    290s] Reset timing graph done.
[12/15 03:46:49    290s] Ignoring AAE DB Resetting ...
[12/15 03:46:49    291s] Analyzing clock structure...
[12/15 03:46:49    291s] Analyzing clock structure done.
[12/15 03:46:49    291s] Reset timing graph...
[12/15 03:46:49    291s] Ignoring AAE DB Resetting ...
[12/15 03:46:49    291s] Reset timing graph done.
[12/15 03:46:49    291s] Checking clock tree convergence...
[12/15 03:46:49    291s] Checking clock tree convergence done.
[12/15 03:46:49    291s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/15 03:46:49    291s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/15 03:46:49    291s] Using CCOpt effort standard.
[12/15 03:46:49    291s] **ERROR: (IMPCCOPT-2004):	Cannot run 'update_clock_tree_spec_annotations -include_ideal_net_status' as no clock trees are defined.

[12/15 03:46:49    291s] *** Summary of all messages that are not suppressed in this session:
[12/15 03:46:49    291s] Severity  ID               Count  Summary                                  
[12/15 03:46:49    291s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[12/15 03:46:49    291s] *** Message Summary: 0 warning(s), 1 error(s)
[12/15 03:46:49    291s] 
[12/15 03:46:49    291s] *** ccopt_design #2 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:04:51.1/0:45:41.3 (0.1), mem = 3883.0M
[12/15 03:46:49    291s] 
[12/15 03:46:49    291s] =============================================================================================
[12/15 03:46:49    291s]  Final TAT Report : ccopt_design #2                                             22.33-s094_1
[12/15 03:46:49    291s] =============================================================================================
[12/15 03:46:49    291s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:46:49    291s] ---------------------------------------------------------------------------------------------
[12/15 03:46:49    291s] [ MISC                   ]          0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/15 03:46:49    291s] ---------------------------------------------------------------------------------------------
[12/15 03:46:49    291s]  ccopt_design #2 TOTAL              0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/15 03:46:49    291s] ---------------------------------------------------------------------------------------------
[12/15 03:46:49    291s] 
[12/15 03:46:49    291s] #% End ccopt_design (date=12/15 03:46:49, total cpu=0:00:00.5, real=0:00:00.0, peak res=2757.7M, current mem=2755.8M)
[12/15 03:46:49    291s] 
[12/15 03:49:04    297s] <CMD> timeDesign -preCTS
[12/15 03:49:04    297s] #optDebug: fT-S <1 1 0 0 0>
[12/15 03:49:04    297s] *** timeDesign #2 [begin] : totSession cpu/real = 0:04:57.4/0:47:56.2 (0.1), mem = 3871.0M
[12/15 03:49:04    297s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3871.0M, EPOCH TIME: 1734230944.490134
[12/15 03:49:04    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:49:04    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:49:04    297s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3871.0M, EPOCH TIME: 1734230944.490224
[12/15 03:49:04    297s] Start to check current routing status for nets...
[12/15 03:49:04    297s] All nets are already routed correctly.
[12/15 03:49:04    297s] End to check current routing status for nets (mem=3871.0M)
[12/15 03:49:04    297s] Effort level <high> specified for reg2reg path_group
[12/15 03:49:05    298s] Cell fpga_top LLGs are deleted
[12/15 03:49:05    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:49:05    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:49:05    298s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3907.1M, EPOCH TIME: 1734230945.023549
[12/15 03:49:05    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:49:05    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:49:05    298s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3907.1M, EPOCH TIME: 1734230945.023726
[12/15 03:49:05    298s] Max number of tech site patterns supported in site array is 256.
[12/15 03:49:05    298s] Core basic site is CoreSite
[12/15 03:49:05    298s] After signature check, allow fast init is true, keep pre-filter is true.
[12/15 03:49:05    298s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/15 03:49:05    298s] Fast DP-INIT is on for default
[12/15 03:49:05    298s] Atter site array init, number of instance map data is 0.
[12/15 03:49:05    298s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.011, REAL:0.006, MEM:3907.1M, EPOCH TIME: 1734230945.029302
[12/15 03:49:05    298s] 
[12/15 03:49:05    298s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/15 03:49:05    298s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.007, MEM:3907.1M, EPOCH TIME: 1734230945.030817
[12/15 03:49:05    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:49:05    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/15 03:49:05    298s] Starting delay calculation for Setup views
[12/15 03:49:05    298s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/15 03:49:05    298s] #################################################################################
[12/15 03:49:05    298s] # Design Stage: PreRoute
[12/15 03:49:05    298s] # Design Name: fpga_top
[12/15 03:49:05    298s] # Design Mode: 130nm
[12/15 03:49:05    298s] # Analysis Mode: MMMC Non-OCV 
[12/15 03:49:05    298s] # Parasitics Mode: No SPEF/RCDB 
[12/15 03:49:05    298s] # Signoff Settings: SI Off 
[12/15 03:49:05    298s] #################################################################################
[12/15 03:49:05    298s] Topological Sorting (REAL = 0:00:00.0, MEM = 3910.1M, InitMEM = 3905.1M)
[12/15 03:49:05    298s] Calculate delays in BcWc mode...
[12/15 03:49:05    298s] Start delay calculation (fullDC) (8 T). (MEM=3910.12)
[12/15 03:49:05    298s] End AAE Lib Interpolated Model. (MEM=3921.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:49:05    299s] Total number of fetched objects 14100
[12/15 03:49:05    299s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 03:49:05    299s] End delay calculation. (MEM=4351.2 CPU=0:00:01.4 REAL=0:00:00.0)
[12/15 03:49:05    299s] End delay calculation (fullDC). (MEM=4351.2 CPU=0:00:01.8 REAL=0:00:00.0)
[12/15 03:49:05    299s] *** CDM Built up (cpu=0:00:01.8  real=0:00:00.0  mem= 4351.2M) ***
[12/15 03:49:05    300s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:00.0 totSessionCpu=0:05:00 mem=4351.2M)
[12/15 03:49:07    300s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.686  |   N/A   | -3.686  |
|           TNS (ns):|-157.393 |   N/A   |-157.393 |
|    Violating Paths:|   47    |   N/A   |   47    |
|          All Paths:|   49    |   N/A   |   49    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.516%
Routing Overflow: 3.58% H and 0.01% V
------------------------------------------------------------------

[12/15 03:49:07    300s] Reported timing to dir ./timingReports
[12/15 03:49:07    300s] Total CPU time: 3.35 sec
[12/15 03:49:07    300s] Total Real time: 3.0 sec
[12/15 03:49:07    300s] Total Memory Usage: 3919.902344 Mbytes
[12/15 03:49:07    300s] Info: pop threads available for lower-level modules during optimization.
[12/15 03:49:07    300s] *** timeDesign #2 [finish] : cpu/real = 0:00:03.4/0:00:03.2 (1.0), totSession cpu/real = 0:05:00.8/0:47:59.5 (0.1), mem = 3919.9M
[12/15 03:49:07    300s] 
[12/15 03:49:07    300s] =============================================================================================
[12/15 03:49:07    300s]  Final TAT Report : timeDesign #2                                               22.33-s094_1
[12/15 03:49:07    300s] =============================================================================================
[12/15 03:49:07    300s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/15 03:49:07    300s] ---------------------------------------------------------------------------------------------
[12/15 03:49:07    300s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/15 03:49:07    300s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:02.7 /  0:00:02.7    1.0
[12/15 03:49:07    300s] [ DrvReport              ]      1   0:00:01.9  (  60.2 % )     0:00:01.9 /  0:00:00.2    0.1
[12/15 03:49:07    300s] [ FullDelayCalc          ]      1   0:00:00.4  (  13.0 % )     0:00:00.4 /  0:00:01.8    4.3
[12/15 03:49:07    300s] [ TimingUpdate           ]      1   0:00:00.2  (   6.1 % )     0:00:00.6 /  0:00:02.4    3.8
[12/15 03:49:07    300s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.5
[12/15 03:49:07    300s] [ GenerateReports        ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/15 03:49:07    300s] [ MISC                   ]          0:00:00.6  (  17.2 % )     0:00:00.6 /  0:00:00.7    1.2
[12/15 03:49:07    300s] ---------------------------------------------------------------------------------------------
[12/15 03:49:07    300s]  timeDesign #2 TOTAL                0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.4    1.0
[12/15 03:49:07    300s] ---------------------------------------------------------------------------------------------
[12/15 03:49:07    300s] 
[12/15 03:49:25    301s] ambiguous command name "get_ccopt_clock_tree": get_ccopt_clock_tree_capacitance get_ccopt_clock_tree_cells get_ccopt_clock_tree_nets get_ccopt_clock_tree_sinks get_ccopt_clock_tree_slew get_ccopt_clock_tree_source_groups get_ccopt_clock_trees
[12/15 03:49:38    302s] ambiguous command name "get_ccopt_clock_tree": get_ccopt_clock_tree_capacitance get_ccopt_clock_tree_cells get_ccopt_clock_tree_nets get_ccopt_clock_tree_sinks get_ccopt_clock_tree_slew get_ccopt_clock_tree_source_groups get_ccopt_clock_trees
[12/15 03:49:56    303s] ambiguous command name "get_ccopt_clock_tree*": get_ccopt_clock_tree_capacitance get_ccopt_clock_tree_cells get_ccopt_clock_tree_nets get_ccopt_clock_tree_sinks get_ccopt_clock_tree_slew get_ccopt_clock_tree_source_groups get_ccopt_clock_trees
[12/15 03:49:59    303s] <CMD> get_ccopt_clock_trees
[12/15 03:50:02    303s] <CMD> get_ccopt_clock_trees *
[12/15 03:50:06    303s] <CMD> get_ccopt_clock_trees
[12/15 03:57:25    327s] <CMD> report_clocks
[12/15 03:57:53    329s] <CMD> set_ccopt_property buffer_cells {BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8}
[12/15 04:02:59    344s] <CMD> create_ccopt_clock_tree_spec -keep_all_sdc_clocks
[12/15 04:02:59    344s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[12/15 04:02:59    344s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/15 04:02:59    344s] Reset timing graph...
[12/15 04:02:59    344s] Ignoring AAE DB Resetting ...
[12/15 04:02:59    344s] Reset timing graph done.
[12/15 04:02:59    344s] Ignoring AAE DB Resetting ...
[12/15 04:02:59    344s] Analyzing clock structure...
[12/15 04:02:59    344s] Analyzing clock structure done.
[12/15 04:02:59    344s] Reset timing graph...
[12/15 04:02:59    344s] Ignoring AAE DB Resetting ...
[12/15 04:02:59    344s] Reset timing graph done.
[12/15 04:02:59    344s] Checking clock tree convergence...
[12/15 04:02:59    344s] Checking clock tree convergence done.
[12/15 03:01:26     13s] Innovus terminated by external (TERM) signal.
[12/15 03:01:26     13s] 
[12/15 03:01:26     13s] *** Memory Usage v#1 (Current mem = 1329.926M, initial mem = 635.109M) ***
[12/15 03:01:26     13s] *** Message Summary: 0 warning(s), 0 error(s)
[12/15 03:01:26     13s] 
[12/15 03:01:26     13s] --- Ending "Innovus" (totcpu=0:00:03.0, real=9:30:48, mem=1329.9M) ---
