# Verilog Artifacts
*.bak
*.swp
*~
*.qws

# Verilog Simulation Files
*qsim*
*modelsim*

# Verilog Output Files
*output_files*

# Verilog DB
*db*

# LaTeX Artifacts
*.log
*.synctex.gz
*.aux
