Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul  1 16:42:28 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ddr3_test_timing_summary_routed.rpt -pb ddr3_test_timing_summary_routed.pb -rpx ddr3_test_timing_summary_routed.rpx -warn_on_violation
| Design       : ddr3_test
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 687 register/latch pins with no clock driven by root clock pin: ov5640_pclk (HIGH)

 There are 5307 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/FSM_onehot_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/cnt_i2c_clk_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/cnt_i2c_clk_reg[1]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: ov5640_top_inst/i2c_ctrl_inst/i2c_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14893 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.828        0.000                      0                   82           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                     3.828        0.000                      0                   82                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        3.828ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.172ns  (logic 0.379ns (32.350%)  route 0.793ns (67.649%))
  Logic Levels:           1  (FDPE=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDPE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X63Y75         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=479, routed)         0.793     1.172    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             18.552ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.373ns  (logic 0.379ns (27.608%)  route 0.994ns (72.392%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDPE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X63Y75         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=479, routed)         0.994     1.373    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X63Y81         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X63Y81         FDRE (Setup_fdre_C_D)       -0.075    19.925    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                 18.552    

Slack (MET) :             18.736ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.260ns  (logic 0.433ns (34.372%)  route 0.827ns (65.628%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           0.827     1.260    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X60Y82         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X60Y82         FDRE (Setup_fdre_C_D)       -0.004    19.996    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.996    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                 18.736    

Slack (MET) :             18.967ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.899ns  (logic 0.398ns (44.251%)  route 0.501ns (55.749%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           0.501     0.899    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X64Y82         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X64Y82         FDRE (Setup_fdre_C_D)       -0.134    19.866    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         19.866    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                 18.967    

Slack (MET) :             19.010ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.829ns  (logic 0.398ns (47.986%)  route 0.431ns (52.014%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           0.431     0.829    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X61Y80         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X61Y80         FDRE (Setup_fdre_C_D)       -0.161    19.839    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         19.839    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                 19.010    

Slack (MET) :             19.029ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.939ns  (logic 0.433ns (46.123%)  route 0.506ns (53.877%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           0.506     0.939    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X65Y82         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X65Y82         FDRE (Setup_fdre_C_D)       -0.032    19.968    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 19.029    

Slack (MET) :             19.060ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.781ns  (logic 0.398ns (50.991%)  route 0.383ns (49.009%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           0.383     0.781    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X62Y80         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)       -0.159    19.841    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         19.841    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                 19.060    

Slack (MET) :             19.081ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.760ns  (logic 0.398ns (52.359%)  route 0.362ns (47.641%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           0.362     0.760    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X61Y82         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)       -0.159    19.841    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.841    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                 19.081    

Slack (MET) :             19.150ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.818ns  (logic 0.433ns (52.931%)  route 0.385ns (47.069%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           0.385     0.818    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X63Y82         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X63Y82         FDRE (Setup_fdre_C_D)       -0.032    19.968    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                 19.150    

Slack (MET) :             19.160ns  (required time - arrival time)
  Source:                 ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.836ns  (logic 0.433ns (51.770%)  route 0.403ns (48.230%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE                         0.000     0.000 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           0.403     0.836    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X64Y80         FDRE                                         r  ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X64Y80         FDRE (Setup_fdre_C_D)       -0.004    19.996    ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         19.996    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                 19.160    





