/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551d)
 * 
 * On Wed Jun 12 01:44:21 KST 2024
 * 
 */

/* Generation options: */
#ifndef __mkMemory_h__
#define __mkMemory_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkMemory module */
class MOD_mkMemory : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_dMemCnt;
  MOD_Reg<tUInt8> INST_dMemReqQ_clearReq_ehrReg;
  MOD_Wire<tUInt8> INST_dMemReqQ_clearReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_clearReq_ignored_wires_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_clearReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_dMemReqQ_clearReq_virtual_reg_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_clearReq_wires_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_clearReq_wires_1;
  MOD_Reg<tUWide> INST_dMemReqQ_data_0;
  MOD_Reg<tUWide> INST_dMemReqQ_data_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqP;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqReq_ehrReg;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqReq_ignored_wires_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqReq_virtual_reg_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqReq_wires_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqReq_wires_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqReq_wires_2;
  MOD_Reg<tUInt8> INST_dMemReqQ_empty;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqP;
  MOD_Reg<tUWide> INST_dMemReqQ_enqReq_ehrReg;
  MOD_Wire<tUWide> INST_dMemReqQ_enqReq_ignored_wires_0;
  MOD_Wire<tUWide> INST_dMemReqQ_enqReq_ignored_wires_1;
  MOD_Wire<tUWide> INST_dMemReqQ_enqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqReq_virtual_reg_2;
  MOD_Wire<tUWide> INST_dMemReqQ_enqReq_wires_0;
  MOD_Wire<tUWide> INST_dMemReqQ_enqReq_wires_1;
  MOD_Wire<tUWide> INST_dMemReqQ_enqReq_wires_2;
  MOD_Reg<tUInt8> INST_dMemReqQ_full;
  MOD_Reg<tUInt8> INST_dMemRespQ_clearReq_ehrReg;
  MOD_Wire<tUInt8> INST_dMemRespQ_clearReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_clearReq_ignored_wires_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_clearReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_dMemRespQ_clearReq_virtual_reg_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_clearReq_wires_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_clearReq_wires_1;
  MOD_Reg<tUWide> INST_dMemRespQ_data_0;
  MOD_Reg<tUWide> INST_dMemRespQ_data_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqP;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqReq_ehrReg;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqReq_ignored_wires_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqReq_virtual_reg_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqReq_wires_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqReq_wires_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqReq_wires_2;
  MOD_Reg<tUInt8> INST_dMemRespQ_empty;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqP;
  MOD_Reg<tUWide> INST_dMemRespQ_enqReq_ehrReg;
  MOD_Wire<tUWide> INST_dMemRespQ_enqReq_ignored_wires_0;
  MOD_Wire<tUWide> INST_dMemRespQ_enqReq_ignored_wires_1;
  MOD_Wire<tUWide> INST_dMemRespQ_enqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqReq_virtual_reg_2;
  MOD_Wire<tUWide> INST_dMemRespQ_enqReq_wires_0;
  MOD_Wire<tUWide> INST_dMemRespQ_enqReq_wires_1;
  MOD_Wire<tUWide> INST_dMemRespQ_enqReq_wires_2;
  MOD_Reg<tUInt8> INST_dMemRespQ_full;
  MOD_Reg<tUInt8> INST_dMemStatus;
  MOD_Reg<tUWide> INST_dMemTempData;
  MOD_Reg<tUInt8> INST_iMemCnt;
  MOD_Reg<tUInt8> INST_iMemReqQ_clearReq_ehrReg;
  MOD_Wire<tUInt8> INST_iMemReqQ_clearReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_clearReq_ignored_wires_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_clearReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_iMemReqQ_clearReq_virtual_reg_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_clearReq_wires_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_clearReq_wires_1;
  MOD_Reg<tUWide> INST_iMemReqQ_data_0;
  MOD_Reg<tUWide> INST_iMemReqQ_data_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqP;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqReq_ehrReg;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqReq_ignored_wires_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqReq_virtual_reg_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqReq_wires_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqReq_wires_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqReq_wires_2;
  MOD_Reg<tUInt8> INST_iMemReqQ_empty;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqP;
  MOD_Reg<tUWide> INST_iMemReqQ_enqReq_ehrReg;
  MOD_Wire<tUWide> INST_iMemReqQ_enqReq_ignored_wires_0;
  MOD_Wire<tUWide> INST_iMemReqQ_enqReq_ignored_wires_1;
  MOD_Wire<tUWide> INST_iMemReqQ_enqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqReq_virtual_reg_2;
  MOD_Wire<tUWide> INST_iMemReqQ_enqReq_wires_0;
  MOD_Wire<tUWide> INST_iMemReqQ_enqReq_wires_1;
  MOD_Wire<tUWide> INST_iMemReqQ_enqReq_wires_2;
  MOD_Reg<tUInt8> INST_iMemReqQ_full;
  MOD_Reg<tUInt8> INST_iMemRespQ_clearReq_ehrReg;
  MOD_Wire<tUInt8> INST_iMemRespQ_clearReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_clearReq_ignored_wires_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_clearReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_iMemRespQ_clearReq_virtual_reg_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_clearReq_wires_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_clearReq_wires_1;
  MOD_Reg<tUWide> INST_iMemRespQ_data_0;
  MOD_Reg<tUWide> INST_iMemRespQ_data_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqP;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqReq_ehrReg;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqReq_ignored_wires_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqReq_virtual_reg_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqReq_wires_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqReq_wires_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqReq_wires_2;
  MOD_Reg<tUInt8> INST_iMemRespQ_empty;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqP;
  MOD_Reg<tUWide> INST_iMemRespQ_enqReq_ehrReg;
  MOD_Wire<tUWide> INST_iMemRespQ_enqReq_ignored_wires_0;
  MOD_Wire<tUWide> INST_iMemRespQ_enqReq_ignored_wires_1;
  MOD_Wire<tUWide> INST_iMemRespQ_enqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqReq_virtual_reg_2;
  MOD_Wire<tUWide> INST_iMemRespQ_enqReq_wires_0;
  MOD_Wire<tUWide> INST_iMemRespQ_enqReq_wires_1;
  MOD_Wire<tUWide> INST_iMemRespQ_enqReq_wires_2;
  MOD_Reg<tUInt8> INST_iMemRespQ_full;
  MOD_Reg<tUInt8> INST_iMemStatus;
  MOD_Reg<tUWide> INST_iMemTempData;
  MOD_RegFile<tUInt32,tUInt32> INST_mem;
  MOD_Reg<tUInt32> INST_penaltyCnt;
 
 /* Constructor */
 public:
  MOD_mkMemory(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_dReq_r;
  tUWide PORT_iReq_r;
  tUWide PORT_dResp;
  tUWide PORT_iResp;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_dMemRespQ_empty__h43869;
  tUInt8 DEF_iMemRespQ_empty__h21123;
  tUInt8 DEF_iMemCnt_95_EQ_SEL_ARR_iMemReqQ_data_0_96_BITS__ETC___d402;
  tUInt8 DEF_x__h50346;
  tUInt8 DEF_dMemCnt_12_EQ_SEL_ARR_dMemReqQ_data_0_13_BITS__ETC___d319;
  tUInt8 DEF_SEL_ARR_NOT_dMemReqQ_data_0_13_BIT_163_24_25_N_ETC___d329;
  tUInt8 DEF_NOT_dMemCnt_12_EQ_SEL_ARR_dMemReqQ_data_0_13_B_ETC___d320;
  tUInt8 DEF_x__h45972;
  tUInt8 DEF_x__h48463;
  tUInt32 DEF__read__h45796;
  tUWide DEF_dMemReqQ_data_1___d315;
  tUWide DEF_dMemReqQ_data_0___d313;
  tUWide DEF_iMemReqQ_data_1___d398;
  tUWide DEF_iMemReqQ_data_0___d396;
  tUInt8 DEF_dMemStatus__h45932;
  tUInt8 DEF_iMemStatus__h48484;
  tUInt8 DEF_dMemRespQ_full__h43831;
  tUInt8 DEF_dMemReqQ_full__h32655;
  tUInt8 DEF_dMemReqQ_empty__h32693;
  tUInt8 DEF_iMemRespQ_full__h21085;
  tUInt8 DEF_iMemReqQ_full__h9903;
  tUInt8 DEF_iMemReqQ_empty__h9941;
  tUInt8 DEF_x__h48495;
  tUInt8 DEF__read_burstLength__h48521;
  tUInt8 DEF__read_burstLength__h48513;
  tUInt8 DEF__read_burstLength__h45990;
  tUInt8 DEF__read_burstLength__h45998;
  tUInt8 DEF_dMemReqQ_data_0_13_BIT_163___d324;
  tUInt8 DEF_dMemReqQ_data_1_15_BIT_163___d326;
  tUInt8 DEF_y__h48492;
  tUInt8 DEF_y__h46056;
  tUInt8 DEF_penaltyCnt_21_EQ_5___d322;
  tUInt8 DEF_NOT_iMemCnt_95_EQ_SEL_ARR_iMemReqQ_data_0_96_B_ETC___d403;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_dMemRespQ_clearReq_wires_0_whas__56_THEN_dM_ETC___d259;
  tUInt8 DEF_IF_dMemReqQ_clearReq_wires_0_whas__79_THEN_dMe_ETC___d182;
  tUInt8 DEF_IF_iMemRespQ_clearReq_wires_0_whas__01_THEN_iM_ETC___d104;
  tUInt8 DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d26;
  tUWide DEF_dMemReqQ_enqReq_wires_2_wget____d158;
  tUWide DEF_dMemReqQ_enqReq_wires_1_wget____d160;
  tUWide DEF_dMemReqQ_enqReq_wires_0_wget____d162;
  tUWide DEF_dMemReqQ_enqReq_ehrReg___d163;
  tUWide DEF_iMemReqQ_enqReq_wires_2_wget____d2;
  tUWide DEF_iMemReqQ_enqReq_wires_1_wget____d4;
  tUWide DEF_iMemReqQ_enqReq_wires_0_wget____d6;
  tUWide DEF_iMemReqQ_enqReq_ehrReg___d7;
  tUWide DEF_dMemRespQ_enqReq_wires_2_wget____d235;
  tUWide DEF_dMemRespQ_enqReq_wires_1_wget____d237;
  tUWide DEF_dMemRespQ_enqReq_wires_0_wget____d239;
  tUWide DEF_dMemRespQ_enqReq_ehrReg___d240;
  tUWide DEF_iMemRespQ_enqReq_wires_2_wget____d80;
  tUWide DEF_iMemRespQ_enqReq_wires_1_wget____d82;
  tUWide DEF_iMemRespQ_enqReq_wires_0_wget____d84;
  tUWide DEF_iMemRespQ_enqReq_ehrReg___d85;
  tUWide DEF_dMemRespQ_data_1__h54786;
  tUWide DEF_dMemRespQ_data_0__h54764;
  tUWide DEF_iMemRespQ_data_1__h52579;
  tUWide DEF_iMemRespQ_data_0__h52557;
  tUWide DEF_dMemTempData__h47171;
  tUWide DEF_iMemTempData__h49140;
  tUInt8 DEF_dMemRespQ_clearReq_wires_0_whas____d256;
  tUInt8 DEF_dMemRespQ_clearReq_wires_0_wget____d257;
  tUInt8 DEF_dMemRespQ_clearReq_ehrReg__h39289;
  tUInt8 DEF_dMemRespQ_deqReq_ehrReg___d250;
  tUInt8 DEF_dMemRespQ_enqReq_wires_1_whas____d236;
  tUInt8 DEF_dMemRespQ_enqReq_wires_0_whas____d238;
  tUInt8 DEF_x__h54253;
  tUInt8 DEF_dMemReqQ_clearReq_wires_0_whas____d179;
  tUInt8 DEF_dMemReqQ_clearReq_wires_0_wget____d180;
  tUInt8 DEF_dMemReqQ_clearReq_ehrReg__h27731;
  tUInt8 DEF_dMemReqQ_deqReq_ehrReg___d173;
  tUInt8 DEF_dMemReqQ_enqReq_wires_1_whas____d159;
  tUInt8 DEF_dMemReqQ_enqReq_wires_0_whas____d161;
  tUInt8 DEF_iMemRespQ_clearReq_wires_0_whas____d101;
  tUInt8 DEF_iMemRespQ_clearReq_wires_0_wget____d102;
  tUInt8 DEF_iMemRespQ_clearReq_ehrReg__h16543;
  tUInt8 DEF_iMemRespQ_deqReq_ehrReg___d95;
  tUInt8 DEF_iMemRespQ_enqReq_wires_1_whas____d81;
  tUInt8 DEF_iMemRespQ_enqReq_wires_0_whas____d83;
  tUInt8 DEF_x__h52046;
  tUInt8 DEF_iMemReqQ_clearReq_wires_0_whas____d23;
  tUInt8 DEF_iMemReqQ_clearReq_wires_0_wget____d24;
  tUInt8 DEF_iMemReqQ_clearReq_ehrReg__h4976;
  tUInt8 DEF_iMemReqQ_deqReq_ehrReg___d17;
  tUInt8 DEF_iMemReqQ_enqReq_wires_1_whas____d3;
  tUInt8 DEF_iMemReqQ_enqReq_wires_0_whas____d5;
  tUWide DEF_dMemReqQ_enqReq_ehrReg_63_BITS_163_TO_0___d229;
  tUWide DEF_dMemReqQ_enqReq_wires_0_wget__62_BITS_163_TO_0___d228;
  tUWide DEF_dMemReqQ_enqReq_wires_1_wget__60_BITS_163_TO_0___d227;
  tUWide DEF_iMemReqQ_enqReq_ehrReg_BITS_163_TO_0___d73;
  tUWide DEF_iMemReqQ_enqReq_wires_1_wget_BITS_163_TO_0___d71;
  tUWide DEF_iMemReqQ_enqReq_wires_0_wget_BITS_163_TO_0___d72;
  tUWide DEF_dMemRespQ_enqReq_ehrReg_40_BITS_127_TO_0___d306;
  tUWide DEF_dMemRespQ_enqReq_wires_0_wget__39_BITS_127_TO_0___d305;
  tUWide DEF_dMemRespQ_enqReq_wires_1_wget__37_BITS_127_TO_0___d304;
  tUWide DEF_iMemRespQ_enqReq_ehrReg_5_BITS_127_TO_0___d151;
  tUWide DEF_iMemRespQ_enqReq_wires_1_wget__2_BITS_127_TO_0___d149;
  tUWide DEF_iMemRespQ_enqReq_wires_0_wget__4_BITS_127_TO_0___d150;
  tUWide DEF_IF_dMemReqQ_enqReq_wires_2_whas__57_THEN_dMemR_ETC___d166;
  tUWide DEF_IF_dMemReqQ_enqReq_wires_1_whas__59_THEN_dMemR_ETC___d165;
  tUWide DEF_IF_dMemReqQ_enqReq_wires_0_whas__61_THEN_dMemR_ETC___d164;
  tUWide DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d10;
  tUWide DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d9;
  tUWide DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d8;
  tUWide DEF_IF_dMemReqQ_enqReq_wires_1_whas__59_THEN_dMemR_ETC___d231;
  tUWide DEF_IF_dMemReqQ_enqReq_wires_0_whas__61_THEN_dMemR_ETC___d230;
  tUWide DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d74;
  tUWide DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d75;
  tUWide DEF_IF_dMemRespQ_enqReq_wires_2_whas__34_THEN_dMem_ETC___d243;
  tUWide DEF_IF_dMemRespQ_enqReq_wires_1_whas__36_THEN_dMem_ETC___d242;
  tUWide DEF_IF_dMemRespQ_enqReq_wires_0_whas__38_THEN_dMem_ETC___d241;
  tUWide DEF_IF_iMemRespQ_enqReq_wires_2_whas__9_THEN_iMemR_ETC___d88;
  tUWide DEF_IF_iMemRespQ_enqReq_wires_1_whas__1_THEN_iMemR_ETC___d87;
  tUWide DEF_IF_iMemRespQ_enqReq_wires_0_whas__3_THEN_iMemR_ETC___d86;
  tUWide DEF_IF_dMemRespQ_enqReq_wires_1_whas__36_THEN_dMem_ETC___d308;
  tUWide DEF_IF_dMemRespQ_enqReq_wires_0_whas__38_THEN_dMem_ETC___d307;
  tUWide DEF_IF_iMemRespQ_enqReq_wires_0_whas__3_THEN_iMemR_ETC___d152;
  tUWide DEF_IF_iMemRespQ_enqReq_wires_1_whas__1_THEN_iMemR_ETC___d153;
  tUInt8 DEF_IF_dMemRespQ_deqReq_wires_1_whas__46_THEN_dMem_ETC___d252;
  tUInt8 DEF_IF_dMemReqQ_deqReq_wires_1_whas__69_THEN_dMemR_ETC___d175;
  tUInt8 DEF_IF_iMemRespQ_deqReq_wires_1_whas__1_THEN_iMemR_ETC___d97;
  tUInt8 DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d19;
  tUWide DEF__1_CONCAT_dReq_r___d460;
  tUWide DEF__1_CONCAT_iReq_r___d438;
  tUWide DEF__0_CONCAT_DONTCARE___d78;
  tUWide DEF__1_CONCAT_iMemTempData_13___d414;
  tUWide DEF__1_CONCAT_dMemTempData_60___d361;
  tUWide DEF__0_CONCAT_DONTCARE___d156;
  tUWide DEF_IF_dMemCnt_12_EQ_3_79_THEN_mem_sub_0_CONCAT_SE_ETC___d393;
  tUWide DEF_IF_iMemCnt_95_EQ_3_15_THEN_mem_sub_0_CONCAT_SE_ETC___d437;
 
 /* Rules */
 public:
  void RL_iMemReqQ_enqReq_canonicalize();
  void RL_iMemReqQ_deqReq_canonicalize();
  void RL_iMemReqQ_clearReq_canonicalize();
  void RL_iMemReqQ_canonicalize();
  void RL_iMemRespQ_enqReq_canonicalize();
  void RL_iMemRespQ_deqReq_canonicalize();
  void RL_iMemRespQ_clearReq_canonicalize();
  void RL_iMemRespQ_canonicalize();
  void RL_dMemReqQ_enqReq_canonicalize();
  void RL_dMemReqQ_deqReq_canonicalize();
  void RL_dMemReqQ_clearReq_canonicalize();
  void RL_dMemReqQ_canonicalize();
  void RL_dMemRespQ_enqReq_canonicalize();
  void RL_dMemRespQ_deqReq_canonicalize();
  void RL_dMemRespQ_clearReq_canonicalize();
  void RL_dMemRespQ_canonicalize();
  void RL_getDResp();
  void RL_getIResp();
 
 /* Methods */
 public:
  void METH_iReq(tUWide ARG_iReq_r);
  tUInt8 METH_RDY_iReq();
  tUWide METH_iResp();
  tUInt8 METH_RDY_iResp();
  void METH_dReq(tUWide ARG_dReq_r);
  tUInt8 METH_RDY_dReq();
  tUWide METH_dResp();
  tUInt8 METH_RDY_dResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkMemory &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkMemory &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkMemory &backing);
};

#endif /* ifndef __mkMemory_h__ */
