********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.84
BUILT  : Aug  7 2024
DATE   : 2025-06-13.22:49:06
COMMAND: examples/and_gate.v -d uhdm -parse

[INF:CM0023] Creating log file "/Users/williamlemaire/dev/personal-projects/verilog-simulator/slpp_all/surelog.log".
[WRN:PA0205] /Users/williamlemaire/dev/personal-projects/verilog-simulator/examples/and_gate.v:1:1: No timescale set for "and_gate".
[INF:CP0300] Compilation...
[INF:CP0303] /Users/williamlemaire/dev/personal-projects/verilog-simulator/examples/and_gate.v:1:1: Compile module "work@and_gate".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] /Users/williamlemaire/dev/personal-projects/verilog-simulator/examples/and_gate.v:1:1: Top level module "work@and_gate".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
[INF:UH0708] Writing UHDM DB: /Users/williamlemaire/dev/personal-projects/verilog-simulator/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: /Users/williamlemaire/dev/personal-projects/verilog-simulator/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: /Users/williamlemaire/dev/personal-projects/verilog-simulator/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

