// Seed: 1196957280
module module_0;
  reg  id_1;
  wire id_3 = id_2;
  wire id_4;
  wire id_5;
  always_ff @(negedge 1)
    #(1) begin
      if (1) if ('b0) id_1 = 1'b0;
    end
  always id_1 <= (id_1);
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output uwire id_7,
    output uwire id_8
);
  assign id_7 = 1;
  module_0();
endmodule
