
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d5c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002e68  08002e68  00012e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ed4  08002ed4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002ed4  08002ed4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ed4  08002ed4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ed4  08002ed4  00012ed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ed8  08002ed8  00012ed8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002edc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  20000070  08002f4c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  08002f4c  00020180  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000085ef  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ab7  00000000  00000000  00028688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d8  00000000  00000000  0002a140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000730  00000000  00000000  0002a918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000174c3  00000000  00000000  0002b048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008f9f  00000000  00000000  0004250b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000853dd  00000000  00000000  0004b4aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d0887  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002268  00000000  00000000  000d08dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e50 	.word	0x08002e50

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002e50 	.word	0x08002e50

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000160:	f000 fac4 	bl	80006ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000164:	f000 f816 	bl	8000194 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000168:	f000 f8ea 	bl	8000340 <MX_GPIO_Init>
  MX_DMA_Init();
 800016c:	f000 f8ca 	bl	8000304 <MX_DMA_Init>
  MX_ADC1_Init();
 8000170:	f000 f860 	bl	8000234 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000174:	f000 f89c 	bl	80002b0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  //ADC via DMA
  HAL_ADC_Start_DMA(&hadc1, &buffer, 1);
 8000178:	2201      	movs	r2, #1
 800017a:	4904      	ldr	r1, [pc, #16]	; (800018c <main+0x30>)
 800017c:	4804      	ldr	r0, [pc, #16]	; (8000190 <main+0x34>)
 800017e:	f000 fc13 	bl	80009a8 <HAL_ADC_Start_DMA>
//	  resultado = 100 * HAL_ADC_GetValue(&hadc1) / 4095;
//
//	  //ADC VIA INTERRUPÇÃO
//	  HAL_ADC_Start_IT(&hadc1);

	  HAL_Delay(50);
 8000182:	2032      	movs	r0, #50	; 0x32
 8000184:	f000 fb14 	bl	80007b0 <HAL_Delay>
 8000188:	e7fb      	b.n	8000182 <main+0x26>
 800018a:	bf00      	nop
 800018c:	20000120 	.word	0x20000120
 8000190:	200000ac 	.word	0x200000ac

08000194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	b094      	sub	sp, #80	; 0x50
 8000198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800019a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800019e:	2228      	movs	r2, #40	; 0x28
 80001a0:	2100      	movs	r1, #0
 80001a2:	4618      	mov	r0, r3
 80001a4:	f002 fa12 	bl	80025cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001a8:	f107 0314 	add.w	r3, r7, #20
 80001ac:	2200      	movs	r2, #0
 80001ae:	601a      	str	r2, [r3, #0]
 80001b0:	605a      	str	r2, [r3, #4]
 80001b2:	609a      	str	r2, [r3, #8]
 80001b4:	60da      	str	r2, [r3, #12]
 80001b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80001b8:	1d3b      	adds	r3, r7, #4
 80001ba:	2200      	movs	r2, #0
 80001bc:	601a      	str	r2, [r3, #0]
 80001be:	605a      	str	r2, [r3, #4]
 80001c0:	609a      	str	r2, [r3, #8]
 80001c2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001c4:	2302      	movs	r3, #2
 80001c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001c8:	2301      	movs	r3, #1
 80001ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001cc:	2310      	movs	r3, #16
 80001ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001d0:	2300      	movs	r3, #0
 80001d2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80001d8:	4618      	mov	r0, r3
 80001da:	f001 fb45 	bl	8001868 <HAL_RCC_OscConfig>
 80001de:	4603      	mov	r3, r0
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d001      	beq.n	80001e8 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80001e4:	f000 f902 	bl	80003ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001e8:	230f      	movs	r3, #15
 80001ea:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001ec:	2300      	movs	r3, #0
 80001ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001f0:	2300      	movs	r3, #0
 80001f2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001f4:	2300      	movs	r3, #0
 80001f6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001f8:	2300      	movs	r3, #0
 80001fa:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001fc:	f107 0314 	add.w	r3, r7, #20
 8000200:	2100      	movs	r1, #0
 8000202:	4618      	mov	r0, r3
 8000204:	f001 fdb0 	bl	8001d68 <HAL_RCC_ClockConfig>
 8000208:	4603      	mov	r3, r0
 800020a:	2b00      	cmp	r3, #0
 800020c:	d001      	beq.n	8000212 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800020e:	f000 f8ed 	bl	80003ec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000212:	2302      	movs	r3, #2
 8000214:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000216:	2300      	movs	r3, #0
 8000218:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800021a:	1d3b      	adds	r3, r7, #4
 800021c:	4618      	mov	r0, r3
 800021e:	f001 ff3d 	bl	800209c <HAL_RCCEx_PeriphCLKConfig>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000228:	f000 f8e0 	bl	80003ec <Error_Handler>
  }
}
 800022c:	bf00      	nop
 800022e:	3750      	adds	r7, #80	; 0x50
 8000230:	46bd      	mov	sp, r7
 8000232:	bd80      	pop	{r7, pc}

08000234 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	2200      	movs	r2, #0
 800023e:	601a      	str	r2, [r3, #0]
 8000240:	605a      	str	r2, [r3, #4]
 8000242:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000244:	4b18      	ldr	r3, [pc, #96]	; (80002a8 <MX_ADC1_Init+0x74>)
 8000246:	4a19      	ldr	r2, [pc, #100]	; (80002ac <MX_ADC1_Init+0x78>)
 8000248:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800024a:	4b17      	ldr	r3, [pc, #92]	; (80002a8 <MX_ADC1_Init+0x74>)
 800024c:	2200      	movs	r2, #0
 800024e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000250:	4b15      	ldr	r3, [pc, #84]	; (80002a8 <MX_ADC1_Init+0x74>)
 8000252:	2201      	movs	r2, #1
 8000254:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000256:	4b14      	ldr	r3, [pc, #80]	; (80002a8 <MX_ADC1_Init+0x74>)
 8000258:	2200      	movs	r2, #0
 800025a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800025c:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <MX_ADC1_Init+0x74>)
 800025e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000262:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000264:	4b10      	ldr	r3, [pc, #64]	; (80002a8 <MX_ADC1_Init+0x74>)
 8000266:	2200      	movs	r2, #0
 8000268:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800026a:	4b0f      	ldr	r3, [pc, #60]	; (80002a8 <MX_ADC1_Init+0x74>)
 800026c:	2201      	movs	r2, #1
 800026e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000270:	480d      	ldr	r0, [pc, #52]	; (80002a8 <MX_ADC1_Init+0x74>)
 8000272:	f000 fac1 	bl	80007f8 <HAL_ADC_Init>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d001      	beq.n	8000280 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800027c:	f000 f8b6 	bl	80003ec <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000280:	2300      	movs	r3, #0
 8000282:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000284:	2301      	movs	r3, #1
 8000286:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000288:	2306      	movs	r3, #6
 800028a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800028c:	1d3b      	adds	r3, r7, #4
 800028e:	4619      	mov	r1, r3
 8000290:	4805      	ldr	r0, [pc, #20]	; (80002a8 <MX_ADC1_Init+0x74>)
 8000292:	f000 fc79 	bl	8000b88 <HAL_ADC_ConfigChannel>
 8000296:	4603      	mov	r3, r0
 8000298:	2b00      	cmp	r3, #0
 800029a:	d001      	beq.n	80002a0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800029c:	f000 f8a6 	bl	80003ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80002a0:	bf00      	nop
 80002a2:	3710      	adds	r7, #16
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}
 80002a8:	200000ac 	.word	0x200000ac
 80002ac:	40012400 	.word	0x40012400

080002b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002b4:	4b11      	ldr	r3, [pc, #68]	; (80002fc <MX_USART1_UART_Init+0x4c>)
 80002b6:	4a12      	ldr	r2, [pc, #72]	; (8000300 <MX_USART1_UART_Init+0x50>)
 80002b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80002ba:	4b10      	ldr	r3, [pc, #64]	; (80002fc <MX_USART1_UART_Init+0x4c>)
 80002bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80002c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002c2:	4b0e      	ldr	r3, [pc, #56]	; (80002fc <MX_USART1_UART_Init+0x4c>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002c8:	4b0c      	ldr	r3, [pc, #48]	; (80002fc <MX_USART1_UART_Init+0x4c>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002ce:	4b0b      	ldr	r3, [pc, #44]	; (80002fc <MX_USART1_UART_Init+0x4c>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002d4:	4b09      	ldr	r3, [pc, #36]	; (80002fc <MX_USART1_UART_Init+0x4c>)
 80002d6:	220c      	movs	r2, #12
 80002d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002da:	4b08      	ldr	r3, [pc, #32]	; (80002fc <MX_USART1_UART_Init+0x4c>)
 80002dc:	2200      	movs	r2, #0
 80002de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002e0:	4b06      	ldr	r3, [pc, #24]	; (80002fc <MX_USART1_UART_Init+0x4c>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002e6:	4805      	ldr	r0, [pc, #20]	; (80002fc <MX_USART1_UART_Init+0x4c>)
 80002e8:	f001 ff8e 	bl	8002208 <HAL_UART_Init>
 80002ec:	4603      	mov	r3, r0
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d001      	beq.n	80002f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80002f2:	f000 f87b 	bl	80003ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002f6:	bf00      	nop
 80002f8:	bd80      	pop	{r7, pc}
 80002fa:	bf00      	nop
 80002fc:	200000dc 	.word	0x200000dc
 8000300:	40013800 	.word	0x40013800

08000304 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b082      	sub	sp, #8
 8000308:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800030a:	4b0c      	ldr	r3, [pc, #48]	; (800033c <MX_DMA_Init+0x38>)
 800030c:	695b      	ldr	r3, [r3, #20]
 800030e:	4a0b      	ldr	r2, [pc, #44]	; (800033c <MX_DMA_Init+0x38>)
 8000310:	f043 0301 	orr.w	r3, r3, #1
 8000314:	6153      	str	r3, [r2, #20]
 8000316:	4b09      	ldr	r3, [pc, #36]	; (800033c <MX_DMA_Init+0x38>)
 8000318:	695b      	ldr	r3, [r3, #20]
 800031a:	f003 0301 	and.w	r3, r3, #1
 800031e:	607b      	str	r3, [r7, #4]
 8000320:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000322:	2200      	movs	r2, #0
 8000324:	2100      	movs	r1, #0
 8000326:	200b      	movs	r0, #11
 8000328:	f000 feff 	bl	800112a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800032c:	200b      	movs	r0, #11
 800032e:	f000 ff18 	bl	8001162 <HAL_NVIC_EnableIRQ>

}
 8000332:	bf00      	nop
 8000334:	3708      	adds	r7, #8
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}
 800033a:	bf00      	nop
 800033c:	40021000 	.word	0x40021000

08000340 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000340:	b480      	push	{r7}
 8000342:	b083      	sub	sp, #12
 8000344:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000346:	4b0e      	ldr	r3, [pc, #56]	; (8000380 <MX_GPIO_Init+0x40>)
 8000348:	699b      	ldr	r3, [r3, #24]
 800034a:	4a0d      	ldr	r2, [pc, #52]	; (8000380 <MX_GPIO_Init+0x40>)
 800034c:	f043 0320 	orr.w	r3, r3, #32
 8000350:	6193      	str	r3, [r2, #24]
 8000352:	4b0b      	ldr	r3, [pc, #44]	; (8000380 <MX_GPIO_Init+0x40>)
 8000354:	699b      	ldr	r3, [r3, #24]
 8000356:	f003 0320 	and.w	r3, r3, #32
 800035a:	607b      	str	r3, [r7, #4]
 800035c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800035e:	4b08      	ldr	r3, [pc, #32]	; (8000380 <MX_GPIO_Init+0x40>)
 8000360:	699b      	ldr	r3, [r3, #24]
 8000362:	4a07      	ldr	r2, [pc, #28]	; (8000380 <MX_GPIO_Init+0x40>)
 8000364:	f043 0304 	orr.w	r3, r3, #4
 8000368:	6193      	str	r3, [r2, #24]
 800036a:	4b05      	ldr	r3, [pc, #20]	; (8000380 <MX_GPIO_Init+0x40>)
 800036c:	699b      	ldr	r3, [r3, #24]
 800036e:	f003 0304 	and.w	r3, r3, #4
 8000372:	603b      	str	r3, [r7, #0]
 8000374:	683b      	ldr	r3, [r7, #0]

}
 8000376:	bf00      	nop
 8000378:	370c      	adds	r7, #12
 800037a:	46bd      	mov	sp, r7
 800037c:	bc80      	pop	{r7}
 800037e:	4770      	bx	lr
 8000380:	40021000 	.word	0x40021000

08000384 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000384:	b580      	push	{r7, lr}
 8000386:	b082      	sub	sp, #8
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
    resultado = 100 * buffer / 4095;
 800038c:	4b11      	ldr	r3, [pc, #68]	; (80003d4 <HAL_ADC_ConvCpltCallback+0x50>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	2264      	movs	r2, #100	; 0x64
 8000392:	fb02 f203 	mul.w	r2, r2, r3
 8000396:	4b10      	ldr	r3, [pc, #64]	; (80003d8 <HAL_ADC_ConvCpltCallback+0x54>)
 8000398:	fba3 1302 	umull	r1, r3, r3, r2
 800039c:	1ad2      	subs	r2, r2, r3
 800039e:	0852      	lsrs	r2, r2, #1
 80003a0:	4413      	add	r3, r2
 80003a2:	0adb      	lsrs	r3, r3, #11
 80003a4:	4a0d      	ldr	r2, [pc, #52]	; (80003dc <HAL_ADC_ConvCpltCallback+0x58>)
 80003a6:	6013      	str	r3, [r2, #0]
	sprintf(mensagem, "Valor: %ld\r\n", resultado);
 80003a8:	4b0c      	ldr	r3, [pc, #48]	; (80003dc <HAL_ADC_ConvCpltCallback+0x58>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	461a      	mov	r2, r3
 80003ae:	490c      	ldr	r1, [pc, #48]	; (80003e0 <HAL_ADC_ConvCpltCallback+0x5c>)
 80003b0:	480c      	ldr	r0, [pc, #48]	; (80003e4 <HAL_ADC_ConvCpltCallback+0x60>)
 80003b2:	f002 f913 	bl	80025dc <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)mensagem, strlen(mensagem), HAL_MAX_DELAY);
 80003b6:	480b      	ldr	r0, [pc, #44]	; (80003e4 <HAL_ADC_ConvCpltCallback+0x60>)
 80003b8:	f7ff fec8 	bl	800014c <strlen>
 80003bc:	4603      	mov	r3, r0
 80003be:	b29a      	uxth	r2, r3
 80003c0:	f04f 33ff 	mov.w	r3, #4294967295
 80003c4:	4907      	ldr	r1, [pc, #28]	; (80003e4 <HAL_ADC_ConvCpltCallback+0x60>)
 80003c6:	4808      	ldr	r0, [pc, #32]	; (80003e8 <HAL_ADC_ConvCpltCallback+0x64>)
 80003c8:	f001 ff6b 	bl	80022a2 <HAL_UART_Transmit>
}
 80003cc:	bf00      	nop
 80003ce:	3708      	adds	r7, #8
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	20000120 	.word	0x20000120
 80003d8:	00100101 	.word	0x00100101
 80003dc:	20000168 	.word	0x20000168
 80003e0:	08002e68 	.word	0x08002e68
 80003e4:	20000098 	.word	0x20000098
 80003e8:	200000dc 	.word	0x200000dc

080003ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003f0:	b672      	cpsid	i
}
 80003f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003f4:	e7fe      	b.n	80003f4 <Error_Handler+0x8>
	...

080003f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b085      	sub	sp, #20
 80003fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003fe:	4b15      	ldr	r3, [pc, #84]	; (8000454 <HAL_MspInit+0x5c>)
 8000400:	699b      	ldr	r3, [r3, #24]
 8000402:	4a14      	ldr	r2, [pc, #80]	; (8000454 <HAL_MspInit+0x5c>)
 8000404:	f043 0301 	orr.w	r3, r3, #1
 8000408:	6193      	str	r3, [r2, #24]
 800040a:	4b12      	ldr	r3, [pc, #72]	; (8000454 <HAL_MspInit+0x5c>)
 800040c:	699b      	ldr	r3, [r3, #24]
 800040e:	f003 0301 	and.w	r3, r3, #1
 8000412:	60bb      	str	r3, [r7, #8]
 8000414:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000416:	4b0f      	ldr	r3, [pc, #60]	; (8000454 <HAL_MspInit+0x5c>)
 8000418:	69db      	ldr	r3, [r3, #28]
 800041a:	4a0e      	ldr	r2, [pc, #56]	; (8000454 <HAL_MspInit+0x5c>)
 800041c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000420:	61d3      	str	r3, [r2, #28]
 8000422:	4b0c      	ldr	r3, [pc, #48]	; (8000454 <HAL_MspInit+0x5c>)
 8000424:	69db      	ldr	r3, [r3, #28]
 8000426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800042a:	607b      	str	r3, [r7, #4]
 800042c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800042e:	4b0a      	ldr	r3, [pc, #40]	; (8000458 <HAL_MspInit+0x60>)
 8000430:	685b      	ldr	r3, [r3, #4]
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800043a:	60fb      	str	r3, [r7, #12]
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000442:	60fb      	str	r3, [r7, #12]
 8000444:	4a04      	ldr	r2, [pc, #16]	; (8000458 <HAL_MspInit+0x60>)
 8000446:	68fb      	ldr	r3, [r7, #12]
 8000448:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800044a:	bf00      	nop
 800044c:	3714      	adds	r7, #20
 800044e:	46bd      	mov	sp, r7
 8000450:	bc80      	pop	{r7}
 8000452:	4770      	bx	lr
 8000454:	40021000 	.word	0x40021000
 8000458:	40010000 	.word	0x40010000

0800045c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b088      	sub	sp, #32
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000464:	f107 0310 	add.w	r3, r7, #16
 8000468:	2200      	movs	r2, #0
 800046a:	601a      	str	r2, [r3, #0]
 800046c:	605a      	str	r2, [r3, #4]
 800046e:	609a      	str	r2, [r3, #8]
 8000470:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	4a28      	ldr	r2, [pc, #160]	; (8000518 <HAL_ADC_MspInit+0xbc>)
 8000478:	4293      	cmp	r3, r2
 800047a:	d149      	bne.n	8000510 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800047c:	4b27      	ldr	r3, [pc, #156]	; (800051c <HAL_ADC_MspInit+0xc0>)
 800047e:	699b      	ldr	r3, [r3, #24]
 8000480:	4a26      	ldr	r2, [pc, #152]	; (800051c <HAL_ADC_MspInit+0xc0>)
 8000482:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000486:	6193      	str	r3, [r2, #24]
 8000488:	4b24      	ldr	r3, [pc, #144]	; (800051c <HAL_ADC_MspInit+0xc0>)
 800048a:	699b      	ldr	r3, [r3, #24]
 800048c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000490:	60fb      	str	r3, [r7, #12]
 8000492:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000494:	4b21      	ldr	r3, [pc, #132]	; (800051c <HAL_ADC_MspInit+0xc0>)
 8000496:	699b      	ldr	r3, [r3, #24]
 8000498:	4a20      	ldr	r2, [pc, #128]	; (800051c <HAL_ADC_MspInit+0xc0>)
 800049a:	f043 0304 	orr.w	r3, r3, #4
 800049e:	6193      	str	r3, [r2, #24]
 80004a0:	4b1e      	ldr	r3, [pc, #120]	; (800051c <HAL_ADC_MspInit+0xc0>)
 80004a2:	699b      	ldr	r3, [r3, #24]
 80004a4:	f003 0304 	and.w	r3, r3, #4
 80004a8:	60bb      	str	r3, [r7, #8]
 80004aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80004ac:	2301      	movs	r3, #1
 80004ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004b0:	2303      	movs	r3, #3
 80004b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b4:	f107 0310 	add.w	r3, r7, #16
 80004b8:	4619      	mov	r1, r3
 80004ba:	4819      	ldr	r0, [pc, #100]	; (8000520 <HAL_ADC_MspInit+0xc4>)
 80004bc:	f001 f85a 	bl	8001574 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80004c0:	4b18      	ldr	r3, [pc, #96]	; (8000524 <HAL_ADC_MspInit+0xc8>)
 80004c2:	4a19      	ldr	r2, [pc, #100]	; (8000528 <HAL_ADC_MspInit+0xcc>)
 80004c4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80004c6:	4b17      	ldr	r3, [pc, #92]	; (8000524 <HAL_ADC_MspInit+0xc8>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80004cc:	4b15      	ldr	r3, [pc, #84]	; (8000524 <HAL_ADC_MspInit+0xc8>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80004d2:	4b14      	ldr	r3, [pc, #80]	; (8000524 <HAL_ADC_MspInit+0xc8>)
 80004d4:	2280      	movs	r2, #128	; 0x80
 80004d6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80004d8:	4b12      	ldr	r3, [pc, #72]	; (8000524 <HAL_ADC_MspInit+0xc8>)
 80004da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004de:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80004e0:	4b10      	ldr	r3, [pc, #64]	; (8000524 <HAL_ADC_MspInit+0xc8>)
 80004e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80004e6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80004e8:	4b0e      	ldr	r3, [pc, #56]	; (8000524 <HAL_ADC_MspInit+0xc8>)
 80004ea:	2220      	movs	r2, #32
 80004ec:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80004ee:	4b0d      	ldr	r3, [pc, #52]	; (8000524 <HAL_ADC_MspInit+0xc8>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80004f4:	480b      	ldr	r0, [pc, #44]	; (8000524 <HAL_ADC_MspInit+0xc8>)
 80004f6:	f000 fe4f 	bl	8001198 <HAL_DMA_Init>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d001      	beq.n	8000504 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000500:	f7ff ff74 	bl	80003ec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4a07      	ldr	r2, [pc, #28]	; (8000524 <HAL_ADC_MspInit+0xc8>)
 8000508:	621a      	str	r2, [r3, #32]
 800050a:	4a06      	ldr	r2, [pc, #24]	; (8000524 <HAL_ADC_MspInit+0xc8>)
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000510:	bf00      	nop
 8000512:	3720      	adds	r7, #32
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	40012400 	.word	0x40012400
 800051c:	40021000 	.word	0x40021000
 8000520:	40010800 	.word	0x40010800
 8000524:	20000124 	.word	0x20000124
 8000528:	40020008 	.word	0x40020008

0800052c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b088      	sub	sp, #32
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000534:	f107 0310 	add.w	r3, r7, #16
 8000538:	2200      	movs	r2, #0
 800053a:	601a      	str	r2, [r3, #0]
 800053c:	605a      	str	r2, [r3, #4]
 800053e:	609a      	str	r2, [r3, #8]
 8000540:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4a1c      	ldr	r2, [pc, #112]	; (80005b8 <HAL_UART_MspInit+0x8c>)
 8000548:	4293      	cmp	r3, r2
 800054a:	d131      	bne.n	80005b0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800054c:	4b1b      	ldr	r3, [pc, #108]	; (80005bc <HAL_UART_MspInit+0x90>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	4a1a      	ldr	r2, [pc, #104]	; (80005bc <HAL_UART_MspInit+0x90>)
 8000552:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000556:	6193      	str	r3, [r2, #24]
 8000558:	4b18      	ldr	r3, [pc, #96]	; (80005bc <HAL_UART_MspInit+0x90>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000560:	60fb      	str	r3, [r7, #12]
 8000562:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000564:	4b15      	ldr	r3, [pc, #84]	; (80005bc <HAL_UART_MspInit+0x90>)
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	4a14      	ldr	r2, [pc, #80]	; (80005bc <HAL_UART_MspInit+0x90>)
 800056a:	f043 0304 	orr.w	r3, r3, #4
 800056e:	6193      	str	r3, [r2, #24]
 8000570:	4b12      	ldr	r3, [pc, #72]	; (80005bc <HAL_UART_MspInit+0x90>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	f003 0304 	and.w	r3, r3, #4
 8000578:	60bb      	str	r3, [r7, #8]
 800057a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800057c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000580:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000582:	2302      	movs	r3, #2
 8000584:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000586:	2303      	movs	r3, #3
 8000588:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800058a:	f107 0310 	add.w	r3, r7, #16
 800058e:	4619      	mov	r1, r3
 8000590:	480b      	ldr	r0, [pc, #44]	; (80005c0 <HAL_UART_MspInit+0x94>)
 8000592:	f000 ffef 	bl	8001574 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000596:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800059a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800059c:	2300      	movs	r3, #0
 800059e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a0:	2300      	movs	r3, #0
 80005a2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a4:	f107 0310 	add.w	r3, r7, #16
 80005a8:	4619      	mov	r1, r3
 80005aa:	4805      	ldr	r0, [pc, #20]	; (80005c0 <HAL_UART_MspInit+0x94>)
 80005ac:	f000 ffe2 	bl	8001574 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80005b0:	bf00      	nop
 80005b2:	3720      	adds	r7, #32
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	40013800 	.word	0x40013800
 80005bc:	40021000 	.word	0x40021000
 80005c0:	40010800 	.word	0x40010800

080005c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005c8:	e7fe      	b.n	80005c8 <NMI_Handler+0x4>

080005ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ca:	b480      	push	{r7}
 80005cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005ce:	e7fe      	b.n	80005ce <HardFault_Handler+0x4>

080005d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005d4:	e7fe      	b.n	80005d4 <MemManage_Handler+0x4>

080005d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005d6:	b480      	push	{r7}
 80005d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005da:	e7fe      	b.n	80005da <BusFault_Handler+0x4>

080005dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005e0:	e7fe      	b.n	80005e0 <UsageFault_Handler+0x4>

080005e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005e2:	b480      	push	{r7}
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005e6:	bf00      	nop
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bc80      	pop	{r7}
 80005ec:	4770      	bx	lr

080005ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005ee:	b480      	push	{r7}
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005f2:	bf00      	nop
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bc80      	pop	{r7}
 80005f8:	4770      	bx	lr

080005fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005fa:	b480      	push	{r7}
 80005fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005fe:	bf00      	nop
 8000600:	46bd      	mov	sp, r7
 8000602:	bc80      	pop	{r7}
 8000604:	4770      	bx	lr

08000606 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000606:	b580      	push	{r7, lr}
 8000608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800060a:	f000 f8b5 	bl	8000778 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800060e:	bf00      	nop
 8000610:	bd80      	pop	{r7, pc}
	...

08000614 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000618:	4802      	ldr	r0, [pc, #8]	; (8000624 <DMA1_Channel1_IRQHandler+0x10>)
 800061a:	f000 fe77 	bl	800130c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	20000124 	.word	0x20000124

08000628 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b086      	sub	sp, #24
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000630:	4a14      	ldr	r2, [pc, #80]	; (8000684 <_sbrk+0x5c>)
 8000632:	4b15      	ldr	r3, [pc, #84]	; (8000688 <_sbrk+0x60>)
 8000634:	1ad3      	subs	r3, r2, r3
 8000636:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800063c:	4b13      	ldr	r3, [pc, #76]	; (800068c <_sbrk+0x64>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d102      	bne.n	800064a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000644:	4b11      	ldr	r3, [pc, #68]	; (800068c <_sbrk+0x64>)
 8000646:	4a12      	ldr	r2, [pc, #72]	; (8000690 <_sbrk+0x68>)
 8000648:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800064a:	4b10      	ldr	r3, [pc, #64]	; (800068c <_sbrk+0x64>)
 800064c:	681a      	ldr	r2, [r3, #0]
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	4413      	add	r3, r2
 8000652:	693a      	ldr	r2, [r7, #16]
 8000654:	429a      	cmp	r2, r3
 8000656:	d207      	bcs.n	8000668 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000658:	f001 ff8e 	bl	8002578 <__errno>
 800065c:	4603      	mov	r3, r0
 800065e:	220c      	movs	r2, #12
 8000660:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000662:	f04f 33ff 	mov.w	r3, #4294967295
 8000666:	e009      	b.n	800067c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000668:	4b08      	ldr	r3, [pc, #32]	; (800068c <_sbrk+0x64>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800066e:	4b07      	ldr	r3, [pc, #28]	; (800068c <_sbrk+0x64>)
 8000670:	681a      	ldr	r2, [r3, #0]
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	4413      	add	r3, r2
 8000676:	4a05      	ldr	r2, [pc, #20]	; (800068c <_sbrk+0x64>)
 8000678:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800067a:	68fb      	ldr	r3, [r7, #12]
}
 800067c:	4618      	mov	r0, r3
 800067e:	3718      	adds	r7, #24
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	20002800 	.word	0x20002800
 8000688:	00000400 	.word	0x00000400
 800068c:	2000008c 	.word	0x2000008c
 8000690:	20000180 	.word	0x20000180

08000694 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	bc80      	pop	{r7}
 800069e:	4770      	bx	lr

080006a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006a0:	480c      	ldr	r0, [pc, #48]	; (80006d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006a2:	490d      	ldr	r1, [pc, #52]	; (80006d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006a4:	4a0d      	ldr	r2, [pc, #52]	; (80006dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006a8:	e002      	b.n	80006b0 <LoopCopyDataInit>

080006aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ae:	3304      	adds	r3, #4

080006b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006b4:	d3f9      	bcc.n	80006aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006b6:	4a0a      	ldr	r2, [pc, #40]	; (80006e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006b8:	4c0a      	ldr	r4, [pc, #40]	; (80006e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80006ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006bc:	e001      	b.n	80006c2 <LoopFillZerobss>

080006be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006c0:	3204      	adds	r2, #4

080006c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006c4:	d3fb      	bcc.n	80006be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006c6:	f7ff ffe5 	bl	8000694 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006ca:	f001 ff5b 	bl	8002584 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006ce:	f7ff fd45 	bl	800015c <main>
  bx lr
 80006d2:	4770      	bx	lr
  ldr r0, =_sdata
 80006d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006d8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80006dc:	08002edc 	.word	0x08002edc
  ldr r2, =_sbss
 80006e0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80006e4:	20000180 	.word	0x20000180

080006e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006e8:	e7fe      	b.n	80006e8 <ADC1_2_IRQHandler>
	...

080006ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006f0:	4b08      	ldr	r3, [pc, #32]	; (8000714 <HAL_Init+0x28>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a07      	ldr	r2, [pc, #28]	; (8000714 <HAL_Init+0x28>)
 80006f6:	f043 0310 	orr.w	r3, r3, #16
 80006fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006fc:	2003      	movs	r0, #3
 80006fe:	f000 fd09 	bl	8001114 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000702:	2000      	movs	r0, #0
 8000704:	f000 f808 	bl	8000718 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000708:	f7ff fe76 	bl	80003f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800070c:	2300      	movs	r3, #0
}
 800070e:	4618      	mov	r0, r3
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40022000 	.word	0x40022000

08000718 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000720:	4b12      	ldr	r3, [pc, #72]	; (800076c <HAL_InitTick+0x54>)
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	4b12      	ldr	r3, [pc, #72]	; (8000770 <HAL_InitTick+0x58>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	4619      	mov	r1, r3
 800072a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800072e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000732:	fbb2 f3f3 	udiv	r3, r2, r3
 8000736:	4618      	mov	r0, r3
 8000738:	f000 fd21 	bl	800117e <HAL_SYSTICK_Config>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000742:	2301      	movs	r3, #1
 8000744:	e00e      	b.n	8000764 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2b0f      	cmp	r3, #15
 800074a:	d80a      	bhi.n	8000762 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800074c:	2200      	movs	r2, #0
 800074e:	6879      	ldr	r1, [r7, #4]
 8000750:	f04f 30ff 	mov.w	r0, #4294967295
 8000754:	f000 fce9 	bl	800112a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000758:	4a06      	ldr	r2, [pc, #24]	; (8000774 <HAL_InitTick+0x5c>)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800075e:	2300      	movs	r3, #0
 8000760:	e000      	b.n	8000764 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000762:	2301      	movs	r3, #1
}
 8000764:	4618      	mov	r0, r3
 8000766:	3708      	adds	r7, #8
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20000000 	.word	0x20000000
 8000770:	20000008 	.word	0x20000008
 8000774:	20000004 	.word	0x20000004

08000778 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800077c:	4b05      	ldr	r3, [pc, #20]	; (8000794 <HAL_IncTick+0x1c>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	461a      	mov	r2, r3
 8000782:	4b05      	ldr	r3, [pc, #20]	; (8000798 <HAL_IncTick+0x20>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4413      	add	r3, r2
 8000788:	4a03      	ldr	r2, [pc, #12]	; (8000798 <HAL_IncTick+0x20>)
 800078a:	6013      	str	r3, [r2, #0]
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	bc80      	pop	{r7}
 8000792:	4770      	bx	lr
 8000794:	20000008 	.word	0x20000008
 8000798:	2000016c 	.word	0x2000016c

0800079c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  return uwTick;
 80007a0:	4b02      	ldr	r3, [pc, #8]	; (80007ac <HAL_GetTick+0x10>)
 80007a2:	681b      	ldr	r3, [r3, #0]
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bc80      	pop	{r7}
 80007aa:	4770      	bx	lr
 80007ac:	2000016c 	.word	0x2000016c

080007b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b084      	sub	sp, #16
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007b8:	f7ff fff0 	bl	800079c <HAL_GetTick>
 80007bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007c8:	d005      	beq.n	80007d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007ca:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <HAL_Delay+0x44>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	461a      	mov	r2, r3
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	4413      	add	r3, r2
 80007d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007d6:	bf00      	nop
 80007d8:	f7ff ffe0 	bl	800079c <HAL_GetTick>
 80007dc:	4602      	mov	r2, r0
 80007de:	68bb      	ldr	r3, [r7, #8]
 80007e0:	1ad3      	subs	r3, r2, r3
 80007e2:	68fa      	ldr	r2, [r7, #12]
 80007e4:	429a      	cmp	r2, r3
 80007e6:	d8f7      	bhi.n	80007d8 <HAL_Delay+0x28>
  {
  }
}
 80007e8:	bf00      	nop
 80007ea:	bf00      	nop
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000008 	.word	0x20000008

080007f8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b086      	sub	sp, #24
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000800:	2300      	movs	r3, #0
 8000802:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000804:	2300      	movs	r3, #0
 8000806:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000808:	2300      	movs	r3, #0
 800080a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800080c:	2300      	movs	r3, #0
 800080e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d101      	bne.n	800081a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000816:	2301      	movs	r3, #1
 8000818:	e0be      	b.n	8000998 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	689b      	ldr	r3, [r3, #8]
 800081e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000824:	2b00      	cmp	r3, #0
 8000826:	d109      	bne.n	800083c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	2200      	movs	r2, #0
 800082c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	2200      	movs	r2, #0
 8000832:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f7ff fe10 	bl	800045c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800083c:	6878      	ldr	r0, [r7, #4]
 800083e:	f000 faf5 	bl	8000e2c <ADC_ConversionStop_Disable>
 8000842:	4603      	mov	r3, r0
 8000844:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800084a:	f003 0310 	and.w	r3, r3, #16
 800084e:	2b00      	cmp	r3, #0
 8000850:	f040 8099 	bne.w	8000986 <HAL_ADC_Init+0x18e>
 8000854:	7dfb      	ldrb	r3, [r7, #23]
 8000856:	2b00      	cmp	r3, #0
 8000858:	f040 8095 	bne.w	8000986 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000860:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000864:	f023 0302 	bic.w	r3, r3, #2
 8000868:	f043 0202 	orr.w	r2, r3, #2
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000878:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	7b1b      	ldrb	r3, [r3, #12]
 800087e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000880:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000882:	68ba      	ldr	r2, [r7, #8]
 8000884:	4313      	orrs	r3, r2
 8000886:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	689b      	ldr	r3, [r3, #8]
 800088c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000890:	d003      	beq.n	800089a <HAL_ADC_Init+0xa2>
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	689b      	ldr	r3, [r3, #8]
 8000896:	2b01      	cmp	r3, #1
 8000898:	d102      	bne.n	80008a0 <HAL_ADC_Init+0xa8>
 800089a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800089e:	e000      	b.n	80008a2 <HAL_ADC_Init+0xaa>
 80008a0:	2300      	movs	r3, #0
 80008a2:	693a      	ldr	r2, [r7, #16]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	7d1b      	ldrb	r3, [r3, #20]
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d119      	bne.n	80008e4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	7b1b      	ldrb	r3, [r3, #12]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d109      	bne.n	80008cc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	3b01      	subs	r3, #1
 80008be:	035a      	lsls	r2, r3, #13
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	4313      	orrs	r3, r2
 80008c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80008c8:	613b      	str	r3, [r7, #16]
 80008ca:	e00b      	b.n	80008e4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008d0:	f043 0220 	orr.w	r2, r3, #32
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008dc:	f043 0201 	orr.w	r2, r3, #1
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	685b      	ldr	r3, [r3, #4]
 80008ea:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	693a      	ldr	r2, [r7, #16]
 80008f4:	430a      	orrs	r2, r1
 80008f6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	689a      	ldr	r2, [r3, #8]
 80008fe:	4b28      	ldr	r3, [pc, #160]	; (80009a0 <HAL_ADC_Init+0x1a8>)
 8000900:	4013      	ands	r3, r2
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	6812      	ldr	r2, [r2, #0]
 8000906:	68b9      	ldr	r1, [r7, #8]
 8000908:	430b      	orrs	r3, r1
 800090a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	689b      	ldr	r3, [r3, #8]
 8000910:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000914:	d003      	beq.n	800091e <HAL_ADC_Init+0x126>
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	689b      	ldr	r3, [r3, #8]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d104      	bne.n	8000928 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	691b      	ldr	r3, [r3, #16]
 8000922:	3b01      	subs	r3, #1
 8000924:	051b      	lsls	r3, r3, #20
 8000926:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800092e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	68fa      	ldr	r2, [r7, #12]
 8000938:	430a      	orrs	r2, r1
 800093a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	689a      	ldr	r2, [r3, #8]
 8000942:	4b18      	ldr	r3, [pc, #96]	; (80009a4 <HAL_ADC_Init+0x1ac>)
 8000944:	4013      	ands	r3, r2
 8000946:	68ba      	ldr	r2, [r7, #8]
 8000948:	429a      	cmp	r2, r3
 800094a:	d10b      	bne.n	8000964 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2200      	movs	r2, #0
 8000950:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000956:	f023 0303 	bic.w	r3, r3, #3
 800095a:	f043 0201 	orr.w	r2, r3, #1
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000962:	e018      	b.n	8000996 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000968:	f023 0312 	bic.w	r3, r3, #18
 800096c:	f043 0210 	orr.w	r2, r3, #16
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000978:	f043 0201 	orr.w	r2, r3, #1
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000980:	2301      	movs	r3, #1
 8000982:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000984:	e007      	b.n	8000996 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800098a:	f043 0210 	orr.w	r2, r3, #16
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000992:	2301      	movs	r3, #1
 8000994:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000996:	7dfb      	ldrb	r3, [r7, #23]
}
 8000998:	4618      	mov	r0, r3
 800099a:	3718      	adds	r7, #24
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	ffe1f7fd 	.word	0xffe1f7fd
 80009a4:	ff1f0efe 	.word	0xff1f0efe

080009a8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	60f8      	str	r0, [r7, #12]
 80009b0:	60b9      	str	r1, [r7, #8]
 80009b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009b4:	2300      	movs	r3, #0
 80009b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a64      	ldr	r2, [pc, #400]	; (8000b50 <HAL_ADC_Start_DMA+0x1a8>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d004      	beq.n	80009cc <HAL_ADC_Start_DMA+0x24>
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a63      	ldr	r2, [pc, #396]	; (8000b54 <HAL_ADC_Start_DMA+0x1ac>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d106      	bne.n	80009da <HAL_ADC_Start_DMA+0x32>
 80009cc:	4b60      	ldr	r3, [pc, #384]	; (8000b50 <HAL_ADC_Start_DMA+0x1a8>)
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	f040 80b3 	bne.w	8000b40 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d101      	bne.n	80009e8 <HAL_ADC_Start_DMA+0x40>
 80009e4:	2302      	movs	r3, #2
 80009e6:	e0ae      	b.n	8000b46 <HAL_ADC_Start_DMA+0x19e>
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	2201      	movs	r2, #1
 80009ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80009f0:	68f8      	ldr	r0, [r7, #12]
 80009f2:	f000 f9c1 	bl	8000d78 <ADC_Enable>
 80009f6:	4603      	mov	r3, r0
 80009f8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80009fa:	7dfb      	ldrb	r3, [r7, #23]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	f040 809a 	bne.w	8000b36 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a06:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000a0a:	f023 0301 	bic.w	r3, r3, #1
 8000a0e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a4e      	ldr	r2, [pc, #312]	; (8000b54 <HAL_ADC_Start_DMA+0x1ac>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d105      	bne.n	8000a2c <HAL_ADC_Start_DMA+0x84>
 8000a20:	4b4b      	ldr	r3, [pc, #300]	; (8000b50 <HAL_ADC_Start_DMA+0x1a8>)
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d115      	bne.n	8000a58 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a30:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d026      	beq.n	8000a94 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a4a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a4e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000a56:	e01d      	b.n	8000a94 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a5c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a39      	ldr	r2, [pc, #228]	; (8000b50 <HAL_ADC_Start_DMA+0x1a8>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d004      	beq.n	8000a78 <HAL_ADC_Start_DMA+0xd0>
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4a38      	ldr	r2, [pc, #224]	; (8000b54 <HAL_ADC_Start_DMA+0x1ac>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d10d      	bne.n	8000a94 <HAL_ADC_Start_DMA+0xec>
 8000a78:	4b35      	ldr	r3, [pc, #212]	; (8000b50 <HAL_ADC_Start_DMA+0x1a8>)
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d007      	beq.n	8000a94 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a88:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a8c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d006      	beq.n	8000aae <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aa4:	f023 0206 	bic.w	r2, r3, #6
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	62da      	str	r2, [r3, #44]	; 0x2c
 8000aac:	e002      	b.n	8000ab4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	6a1b      	ldr	r3, [r3, #32]
 8000ac0:	4a25      	ldr	r2, [pc, #148]	; (8000b58 <HAL_ADC_Start_DMA+0x1b0>)
 8000ac2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	6a1b      	ldr	r3, [r3, #32]
 8000ac8:	4a24      	ldr	r2, [pc, #144]	; (8000b5c <HAL_ADC_Start_DMA+0x1b4>)
 8000aca:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	6a1b      	ldr	r3, [r3, #32]
 8000ad0:	4a23      	ldr	r2, [pc, #140]	; (8000b60 <HAL_ADC_Start_DMA+0x1b8>)
 8000ad2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f06f 0202 	mvn.w	r2, #2
 8000adc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	689a      	ldr	r2, [r3, #8]
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000aec:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	6a18      	ldr	r0, [r3, #32]
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	334c      	adds	r3, #76	; 0x4c
 8000af8:	4619      	mov	r1, r3
 8000afa:	68ba      	ldr	r2, [r7, #8]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	f000 fba5 	bl	800124c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	689b      	ldr	r3, [r3, #8]
 8000b08:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000b0c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000b10:	d108      	bne.n	8000b24 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	689a      	ldr	r2, [r3, #8]
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000b20:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000b22:	e00f      	b.n	8000b44 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	689a      	ldr	r2, [r3, #8]
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000b32:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000b34:	e006      	b.n	8000b44 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8000b3e:	e001      	b.n	8000b44 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000b40:	2301      	movs	r3, #1
 8000b42:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3718      	adds	r7, #24
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40012400 	.word	0x40012400
 8000b54:	40012800 	.word	0x40012800
 8000b58:	08000eaf 	.word	0x08000eaf
 8000b5c:	08000f2b 	.word	0x08000f2b
 8000b60:	08000f47 	.word	0x08000f47

08000b64 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000b6c:	bf00      	nop
 8000b6e:	370c      	adds	r7, #12
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bc80      	pop	{r7}
 8000b74:	4770      	bx	lr

08000b76 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b083      	sub	sp, #12
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000b7e:	bf00      	nop
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr

08000b88 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000b88:	b480      	push	{r7}
 8000b8a:	b085      	sub	sp, #20
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b92:	2300      	movs	r3, #0
 8000b94:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000b96:	2300      	movs	r3, #0
 8000b98:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d101      	bne.n	8000ba8 <HAL_ADC_ConfigChannel+0x20>
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	e0dc      	b.n	8000d62 <HAL_ADC_ConfigChannel+0x1da>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	2201      	movs	r2, #1
 8000bac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	2b06      	cmp	r3, #6
 8000bb6:	d81c      	bhi.n	8000bf2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	685a      	ldr	r2, [r3, #4]
 8000bc2:	4613      	mov	r3, r2
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	4413      	add	r3, r2
 8000bc8:	3b05      	subs	r3, #5
 8000bca:	221f      	movs	r2, #31
 8000bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd0:	43db      	mvns	r3, r3
 8000bd2:	4019      	ands	r1, r3
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	6818      	ldr	r0, [r3, #0]
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	685a      	ldr	r2, [r3, #4]
 8000bdc:	4613      	mov	r3, r2
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	4413      	add	r3, r2
 8000be2:	3b05      	subs	r3, #5
 8000be4:	fa00 f203 	lsl.w	r2, r0, r3
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	430a      	orrs	r2, r1
 8000bee:	635a      	str	r2, [r3, #52]	; 0x34
 8000bf0:	e03c      	b.n	8000c6c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	2b0c      	cmp	r3, #12
 8000bf8:	d81c      	bhi.n	8000c34 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	685a      	ldr	r2, [r3, #4]
 8000c04:	4613      	mov	r3, r2
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	4413      	add	r3, r2
 8000c0a:	3b23      	subs	r3, #35	; 0x23
 8000c0c:	221f      	movs	r2, #31
 8000c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c12:	43db      	mvns	r3, r3
 8000c14:	4019      	ands	r1, r3
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	6818      	ldr	r0, [r3, #0]
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	685a      	ldr	r2, [r3, #4]
 8000c1e:	4613      	mov	r3, r2
 8000c20:	009b      	lsls	r3, r3, #2
 8000c22:	4413      	add	r3, r2
 8000c24:	3b23      	subs	r3, #35	; 0x23
 8000c26:	fa00 f203 	lsl.w	r2, r0, r3
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	430a      	orrs	r2, r1
 8000c30:	631a      	str	r2, [r3, #48]	; 0x30
 8000c32:	e01b      	b.n	8000c6c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	685a      	ldr	r2, [r3, #4]
 8000c3e:	4613      	mov	r3, r2
 8000c40:	009b      	lsls	r3, r3, #2
 8000c42:	4413      	add	r3, r2
 8000c44:	3b41      	subs	r3, #65	; 0x41
 8000c46:	221f      	movs	r2, #31
 8000c48:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4c:	43db      	mvns	r3, r3
 8000c4e:	4019      	ands	r1, r3
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	6818      	ldr	r0, [r3, #0]
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	685a      	ldr	r2, [r3, #4]
 8000c58:	4613      	mov	r3, r2
 8000c5a:	009b      	lsls	r3, r3, #2
 8000c5c:	4413      	add	r3, r2
 8000c5e:	3b41      	subs	r3, #65	; 0x41
 8000c60:	fa00 f203 	lsl.w	r2, r0, r3
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2b09      	cmp	r3, #9
 8000c72:	d91c      	bls.n	8000cae <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	68d9      	ldr	r1, [r3, #12]
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	4613      	mov	r3, r2
 8000c80:	005b      	lsls	r3, r3, #1
 8000c82:	4413      	add	r3, r2
 8000c84:	3b1e      	subs	r3, #30
 8000c86:	2207      	movs	r2, #7
 8000c88:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8c:	43db      	mvns	r3, r3
 8000c8e:	4019      	ands	r1, r3
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	6898      	ldr	r0, [r3, #8]
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	4613      	mov	r3, r2
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	4413      	add	r3, r2
 8000c9e:	3b1e      	subs	r3, #30
 8000ca0:	fa00 f203 	lsl.w	r2, r0, r3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	430a      	orrs	r2, r1
 8000caa:	60da      	str	r2, [r3, #12]
 8000cac:	e019      	b.n	8000ce2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	6919      	ldr	r1, [r3, #16]
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	4613      	mov	r3, r2
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	4413      	add	r3, r2
 8000cbe:	2207      	movs	r2, #7
 8000cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc4:	43db      	mvns	r3, r3
 8000cc6:	4019      	ands	r1, r3
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	6898      	ldr	r0, [r3, #8]
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	4613      	mov	r3, r2
 8000cd2:	005b      	lsls	r3, r3, #1
 8000cd4:	4413      	add	r3, r2
 8000cd6:	fa00 f203 	lsl.w	r2, r0, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	430a      	orrs	r2, r1
 8000ce0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	2b10      	cmp	r3, #16
 8000ce8:	d003      	beq.n	8000cf2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000cee:	2b11      	cmp	r3, #17
 8000cf0:	d132      	bne.n	8000d58 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a1d      	ldr	r2, [pc, #116]	; (8000d6c <HAL_ADC_ConfigChannel+0x1e4>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d125      	bne.n	8000d48 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	689b      	ldr	r3, [r3, #8]
 8000d02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d126      	bne.n	8000d58 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	689a      	ldr	r2, [r3, #8]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000d18:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	2b10      	cmp	r3, #16
 8000d20:	d11a      	bne.n	8000d58 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000d22:	4b13      	ldr	r3, [pc, #76]	; (8000d70 <HAL_ADC_ConfigChannel+0x1e8>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a13      	ldr	r2, [pc, #76]	; (8000d74 <HAL_ADC_ConfigChannel+0x1ec>)
 8000d28:	fba2 2303 	umull	r2, r3, r2, r3
 8000d2c:	0c9a      	lsrs	r2, r3, #18
 8000d2e:	4613      	mov	r3, r2
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	4413      	add	r3, r2
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000d38:	e002      	b.n	8000d40 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000d3a:	68bb      	ldr	r3, [r7, #8]
 8000d3c:	3b01      	subs	r3, #1
 8000d3e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d1f9      	bne.n	8000d3a <HAL_ADC_ConfigChannel+0x1b2>
 8000d46:	e007      	b.n	8000d58 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d4c:	f043 0220 	orr.w	r2, r3, #32
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000d54:	2301      	movs	r3, #1
 8000d56:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3714      	adds	r7, #20
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bc80      	pop	{r7}
 8000d6a:	4770      	bx	lr
 8000d6c:	40012400 	.word	0x40012400
 8000d70:	20000000 	.word	0x20000000
 8000d74:	431bde83 	.word	0x431bde83

08000d78 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000d80:	2300      	movs	r3, #0
 8000d82:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000d84:	2300      	movs	r3, #0
 8000d86:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	689b      	ldr	r3, [r3, #8]
 8000d8e:	f003 0301 	and.w	r3, r3, #1
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d040      	beq.n	8000e18 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	689a      	ldr	r2, [r3, #8]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f042 0201 	orr.w	r2, r2, #1
 8000da4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000da6:	4b1f      	ldr	r3, [pc, #124]	; (8000e24 <ADC_Enable+0xac>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a1f      	ldr	r2, [pc, #124]	; (8000e28 <ADC_Enable+0xb0>)
 8000dac:	fba2 2303 	umull	r2, r3, r2, r3
 8000db0:	0c9b      	lsrs	r3, r3, #18
 8000db2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000db4:	e002      	b.n	8000dbc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	3b01      	subs	r3, #1
 8000dba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d1f9      	bne.n	8000db6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000dc2:	f7ff fceb 	bl	800079c <HAL_GetTick>
 8000dc6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000dc8:	e01f      	b.n	8000e0a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000dca:	f7ff fce7 	bl	800079c <HAL_GetTick>
 8000dce:	4602      	mov	r2, r0
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	1ad3      	subs	r3, r2, r3
 8000dd4:	2b02      	cmp	r3, #2
 8000dd6:	d918      	bls.n	8000e0a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	2b01      	cmp	r3, #1
 8000de4:	d011      	beq.n	8000e0a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dea:	f043 0210 	orr.w	r2, r3, #16
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000df6:	f043 0201 	orr.w	r2, r3, #1
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2200      	movs	r2, #0
 8000e02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8000e06:	2301      	movs	r3, #1
 8000e08:	e007      	b.n	8000e1a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	f003 0301 	and.w	r3, r3, #1
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	d1d8      	bne.n	8000dca <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000e18:	2300      	movs	r3, #0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3710      	adds	r7, #16
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	20000000 	.word	0x20000000
 8000e28:	431bde83 	.word	0x431bde83

08000e2c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000e34:	2300      	movs	r3, #0
 8000e36:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	689b      	ldr	r3, [r3, #8]
 8000e3e:	f003 0301 	and.w	r3, r3, #1
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d12e      	bne.n	8000ea4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	689a      	ldr	r2, [r3, #8]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f022 0201 	bic.w	r2, r2, #1
 8000e54:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000e56:	f7ff fca1 	bl	800079c <HAL_GetTick>
 8000e5a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000e5c:	e01b      	b.n	8000e96 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000e5e:	f7ff fc9d 	bl	800079c <HAL_GetTick>
 8000e62:	4602      	mov	r2, r0
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d914      	bls.n	8000e96 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d10d      	bne.n	8000e96 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e7e:	f043 0210 	orr.w	r2, r3, #16
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e8a:	f043 0201 	orr.w	r2, r3, #1
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	e007      	b.n	8000ea6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	f003 0301 	and.w	r3, r3, #1
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d0dc      	beq.n	8000e5e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000ea4:	2300      	movs	r3, #0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b084      	sub	sp, #16
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eba:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ec0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d127      	bne.n	8000f18 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ecc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000ede:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000ee2:	d115      	bne.n	8000f10 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d111      	bne.n	8000f10 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ef0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000efc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d105      	bne.n	8000f10 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f08:	f043 0201 	orr.w	r2, r3, #1
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000f10:	68f8      	ldr	r0, [r7, #12]
 8000f12:	f7ff fa37 	bl	8000384 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000f16:	e004      	b.n	8000f22 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	6a1b      	ldr	r3, [r3, #32]
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	4798      	blx	r3
}
 8000f22:	bf00      	nop
 8000f24:	3710      	adds	r7, #16
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b084      	sub	sp, #16
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f36:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8000f38:	68f8      	ldr	r0, [r7, #12]
 8000f3a:	f7ff fe13 	bl	8000b64 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000f3e:	bf00      	nop
 8000f40:	3710      	adds	r7, #16
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b084      	sub	sp, #16
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f52:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f58:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f64:	f043 0204 	orr.w	r2, r3, #4
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8000f6c:	68f8      	ldr	r0, [r7, #12]
 8000f6e:	f7ff fe02 	bl	8000b76 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f98:	4013      	ands	r3, r2
 8000f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fa4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fae:	4a04      	ldr	r2, [pc, #16]	; (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	60d3      	str	r3, [r2, #12]
}
 8000fb4:	bf00      	nop
 8000fb6:	3714      	adds	r7, #20
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bc80      	pop	{r7}
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fc8:	4b04      	ldr	r3, [pc, #16]	; (8000fdc <__NVIC_GetPriorityGrouping+0x18>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	0a1b      	lsrs	r3, r3, #8
 8000fce:	f003 0307 	and.w	r3, r3, #7
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bc80      	pop	{r7}
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	db0b      	blt.n	800100a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	f003 021f 	and.w	r2, r3, #31
 8000ff8:	4906      	ldr	r1, [pc, #24]	; (8001014 <__NVIC_EnableIRQ+0x34>)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	095b      	lsrs	r3, r3, #5
 8001000:	2001      	movs	r0, #1
 8001002:	fa00 f202 	lsl.w	r2, r0, r2
 8001006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr
 8001014:	e000e100 	.word	0xe000e100

08001018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	6039      	str	r1, [r7, #0]
 8001022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001028:	2b00      	cmp	r3, #0
 800102a:	db0a      	blt.n	8001042 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	b2da      	uxtb	r2, r3
 8001030:	490c      	ldr	r1, [pc, #48]	; (8001064 <__NVIC_SetPriority+0x4c>)
 8001032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001036:	0112      	lsls	r2, r2, #4
 8001038:	b2d2      	uxtb	r2, r2
 800103a:	440b      	add	r3, r1
 800103c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001040:	e00a      	b.n	8001058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	b2da      	uxtb	r2, r3
 8001046:	4908      	ldr	r1, [pc, #32]	; (8001068 <__NVIC_SetPriority+0x50>)
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	f003 030f 	and.w	r3, r3, #15
 800104e:	3b04      	subs	r3, #4
 8001050:	0112      	lsls	r2, r2, #4
 8001052:	b2d2      	uxtb	r2, r2
 8001054:	440b      	add	r3, r1
 8001056:	761a      	strb	r2, [r3, #24]
}
 8001058:	bf00      	nop
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	bc80      	pop	{r7}
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	e000e100 	.word	0xe000e100
 8001068:	e000ed00 	.word	0xe000ed00

0800106c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800106c:	b480      	push	{r7}
 800106e:	b089      	sub	sp, #36	; 0x24
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	f003 0307 	and.w	r3, r3, #7
 800107e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	f1c3 0307 	rsb	r3, r3, #7
 8001086:	2b04      	cmp	r3, #4
 8001088:	bf28      	it	cs
 800108a:	2304      	movcs	r3, #4
 800108c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	3304      	adds	r3, #4
 8001092:	2b06      	cmp	r3, #6
 8001094:	d902      	bls.n	800109c <NVIC_EncodePriority+0x30>
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	3b03      	subs	r3, #3
 800109a:	e000      	b.n	800109e <NVIC_EncodePriority+0x32>
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a0:	f04f 32ff 	mov.w	r2, #4294967295
 80010a4:	69bb      	ldr	r3, [r7, #24]
 80010a6:	fa02 f303 	lsl.w	r3, r2, r3
 80010aa:	43da      	mvns	r2, r3
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	401a      	ands	r2, r3
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010b4:	f04f 31ff 	mov.w	r1, #4294967295
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	fa01 f303 	lsl.w	r3, r1, r3
 80010be:	43d9      	mvns	r1, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c4:	4313      	orrs	r3, r2
         );
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3724      	adds	r7, #36	; 0x24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	3b01      	subs	r3, #1
 80010dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010e0:	d301      	bcc.n	80010e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010e2:	2301      	movs	r3, #1
 80010e4:	e00f      	b.n	8001106 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010e6:	4a0a      	ldr	r2, [pc, #40]	; (8001110 <SysTick_Config+0x40>)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ee:	210f      	movs	r1, #15
 80010f0:	f04f 30ff 	mov.w	r0, #4294967295
 80010f4:	f7ff ff90 	bl	8001018 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010f8:	4b05      	ldr	r3, [pc, #20]	; (8001110 <SysTick_Config+0x40>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010fe:	4b04      	ldr	r3, [pc, #16]	; (8001110 <SysTick_Config+0x40>)
 8001100:	2207      	movs	r2, #7
 8001102:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001104:	2300      	movs	r3, #0
}
 8001106:	4618      	mov	r0, r3
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	e000e010 	.word	0xe000e010

08001114 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff ff2d 	bl	8000f7c <__NVIC_SetPriorityGrouping>
}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800112a:	b580      	push	{r7, lr}
 800112c:	b086      	sub	sp, #24
 800112e:	af00      	add	r7, sp, #0
 8001130:	4603      	mov	r3, r0
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
 8001136:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800113c:	f7ff ff42 	bl	8000fc4 <__NVIC_GetPriorityGrouping>
 8001140:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	68b9      	ldr	r1, [r7, #8]
 8001146:	6978      	ldr	r0, [r7, #20]
 8001148:	f7ff ff90 	bl	800106c <NVIC_EncodePriority>
 800114c:	4602      	mov	r2, r0
 800114e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001152:	4611      	mov	r1, r2
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ff5f 	bl	8001018 <__NVIC_SetPriority>
}
 800115a:	bf00      	nop
 800115c:	3718      	adds	r7, #24
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	4603      	mov	r3, r0
 800116a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800116c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff ff35 	bl	8000fe0 <__NVIC_EnableIRQ>
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff ffa2 	bl	80010d0 <SysTick_Config>
 800118c:	4603      	mov	r3, r0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001198:	b480      	push	{r7}
 800119a:	b085      	sub	sp, #20
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80011a0:	2300      	movs	r3, #0
 80011a2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e043      	b.n	8001236 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	461a      	mov	r2, r3
 80011b4:	4b22      	ldr	r3, [pc, #136]	; (8001240 <HAL_DMA_Init+0xa8>)
 80011b6:	4413      	add	r3, r2
 80011b8:	4a22      	ldr	r2, [pc, #136]	; (8001244 <HAL_DMA_Init+0xac>)
 80011ba:	fba2 2303 	umull	r2, r3, r2, r3
 80011be:	091b      	lsrs	r3, r3, #4
 80011c0:	009a      	lsls	r2, r3, #2
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a1f      	ldr	r2, [pc, #124]	; (8001248 <HAL_DMA_Init+0xb0>)
 80011ca:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2202      	movs	r2, #2
 80011d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80011e2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80011e6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80011f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	68db      	ldr	r3, [r3, #12]
 80011f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	695b      	ldr	r3, [r3, #20]
 8001202:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001208:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001210:	68fa      	ldr	r2, [r7, #12]
 8001212:	4313      	orrs	r3, r2
 8001214:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	68fa      	ldr	r2, [r7, #12]
 800121c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2200      	movs	r2, #0
 8001222:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2201      	movs	r2, #1
 8001228:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	3714      	adds	r7, #20
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr
 8001240:	bffdfff8 	.word	0xbffdfff8
 8001244:	cccccccd 	.word	0xcccccccd
 8001248:	40020000 	.word	0x40020000

0800124c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
 8001258:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800125a:	2300      	movs	r3, #0
 800125c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001264:	2b01      	cmp	r3, #1
 8001266:	d101      	bne.n	800126c <HAL_DMA_Start_IT+0x20>
 8001268:	2302      	movs	r3, #2
 800126a:	e04a      	b.n	8001302 <HAL_DMA_Start_IT+0xb6>
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	2201      	movs	r2, #1
 8001270:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800127a:	2b01      	cmp	r3, #1
 800127c:	d13a      	bne.n	80012f4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	2202      	movs	r2, #2
 8001282:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	2200      	movs	r2, #0
 800128a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f022 0201 	bic.w	r2, r2, #1
 800129a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	68b9      	ldr	r1, [r7, #8]
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	f000 f938 	bl	8001518 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d008      	beq.n	80012c2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f042 020e 	orr.w	r2, r2, #14
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	e00f      	b.n	80012e2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f022 0204 	bic.w	r2, r2, #4
 80012d0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f042 020a 	orr.w	r2, r2, #10
 80012e0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f042 0201 	orr.w	r2, r2, #1
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	e005      	b.n	8001300 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2200      	movs	r2, #0
 80012f8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80012fc:	2302      	movs	r3, #2
 80012fe:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001300:	7dfb      	ldrb	r3, [r7, #23]
}
 8001302:	4618      	mov	r0, r3
 8001304:	3718      	adds	r7, #24
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
	...

0800130c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001328:	2204      	movs	r2, #4
 800132a:	409a      	lsls	r2, r3
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	4013      	ands	r3, r2
 8001330:	2b00      	cmp	r3, #0
 8001332:	d04f      	beq.n	80013d4 <HAL_DMA_IRQHandler+0xc8>
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	f003 0304 	and.w	r3, r3, #4
 800133a:	2b00      	cmp	r3, #0
 800133c:	d04a      	beq.n	80013d4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f003 0320 	and.w	r3, r3, #32
 8001348:	2b00      	cmp	r3, #0
 800134a:	d107      	bne.n	800135c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f022 0204 	bic.w	r2, r2, #4
 800135a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a66      	ldr	r2, [pc, #408]	; (80014fc <HAL_DMA_IRQHandler+0x1f0>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d029      	beq.n	80013ba <HAL_DMA_IRQHandler+0xae>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a65      	ldr	r2, [pc, #404]	; (8001500 <HAL_DMA_IRQHandler+0x1f4>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d022      	beq.n	80013b6 <HAL_DMA_IRQHandler+0xaa>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a63      	ldr	r2, [pc, #396]	; (8001504 <HAL_DMA_IRQHandler+0x1f8>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d01a      	beq.n	80013b0 <HAL_DMA_IRQHandler+0xa4>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a62      	ldr	r2, [pc, #392]	; (8001508 <HAL_DMA_IRQHandler+0x1fc>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d012      	beq.n	80013aa <HAL_DMA_IRQHandler+0x9e>
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a60      	ldr	r2, [pc, #384]	; (800150c <HAL_DMA_IRQHandler+0x200>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d00a      	beq.n	80013a4 <HAL_DMA_IRQHandler+0x98>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a5f      	ldr	r2, [pc, #380]	; (8001510 <HAL_DMA_IRQHandler+0x204>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d102      	bne.n	800139e <HAL_DMA_IRQHandler+0x92>
 8001398:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800139c:	e00e      	b.n	80013bc <HAL_DMA_IRQHandler+0xb0>
 800139e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80013a2:	e00b      	b.n	80013bc <HAL_DMA_IRQHandler+0xb0>
 80013a4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80013a8:	e008      	b.n	80013bc <HAL_DMA_IRQHandler+0xb0>
 80013aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013ae:	e005      	b.n	80013bc <HAL_DMA_IRQHandler+0xb0>
 80013b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013b4:	e002      	b.n	80013bc <HAL_DMA_IRQHandler+0xb0>
 80013b6:	2340      	movs	r3, #64	; 0x40
 80013b8:	e000      	b.n	80013bc <HAL_DMA_IRQHandler+0xb0>
 80013ba:	2304      	movs	r3, #4
 80013bc:	4a55      	ldr	r2, [pc, #340]	; (8001514 <HAL_DMA_IRQHandler+0x208>)
 80013be:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	f000 8094 	beq.w	80014f2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80013d2:	e08e      	b.n	80014f2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d8:	2202      	movs	r2, #2
 80013da:	409a      	lsls	r2, r3
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	4013      	ands	r3, r2
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d056      	beq.n	8001492 <HAL_DMA_IRQHandler+0x186>
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d051      	beq.n	8001492 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0320 	and.w	r3, r3, #32
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d10b      	bne.n	8001414 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f022 020a 	bic.w	r2, r2, #10
 800140a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2201      	movs	r2, #1
 8001410:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a38      	ldr	r2, [pc, #224]	; (80014fc <HAL_DMA_IRQHandler+0x1f0>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d029      	beq.n	8001472 <HAL_DMA_IRQHandler+0x166>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a37      	ldr	r2, [pc, #220]	; (8001500 <HAL_DMA_IRQHandler+0x1f4>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d022      	beq.n	800146e <HAL_DMA_IRQHandler+0x162>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a35      	ldr	r2, [pc, #212]	; (8001504 <HAL_DMA_IRQHandler+0x1f8>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d01a      	beq.n	8001468 <HAL_DMA_IRQHandler+0x15c>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a34      	ldr	r2, [pc, #208]	; (8001508 <HAL_DMA_IRQHandler+0x1fc>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d012      	beq.n	8001462 <HAL_DMA_IRQHandler+0x156>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a32      	ldr	r2, [pc, #200]	; (800150c <HAL_DMA_IRQHandler+0x200>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d00a      	beq.n	800145c <HAL_DMA_IRQHandler+0x150>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a31      	ldr	r2, [pc, #196]	; (8001510 <HAL_DMA_IRQHandler+0x204>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d102      	bne.n	8001456 <HAL_DMA_IRQHandler+0x14a>
 8001450:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001454:	e00e      	b.n	8001474 <HAL_DMA_IRQHandler+0x168>
 8001456:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800145a:	e00b      	b.n	8001474 <HAL_DMA_IRQHandler+0x168>
 800145c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001460:	e008      	b.n	8001474 <HAL_DMA_IRQHandler+0x168>
 8001462:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001466:	e005      	b.n	8001474 <HAL_DMA_IRQHandler+0x168>
 8001468:	f44f 7300 	mov.w	r3, #512	; 0x200
 800146c:	e002      	b.n	8001474 <HAL_DMA_IRQHandler+0x168>
 800146e:	2320      	movs	r3, #32
 8001470:	e000      	b.n	8001474 <HAL_DMA_IRQHandler+0x168>
 8001472:	2302      	movs	r3, #2
 8001474:	4a27      	ldr	r2, [pc, #156]	; (8001514 <HAL_DMA_IRQHandler+0x208>)
 8001476:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2200      	movs	r2, #0
 800147c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001484:	2b00      	cmp	r3, #0
 8001486:	d034      	beq.n	80014f2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001490:	e02f      	b.n	80014f2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001496:	2208      	movs	r2, #8
 8001498:	409a      	lsls	r2, r3
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	4013      	ands	r3, r2
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d028      	beq.n	80014f4 <HAL_DMA_IRQHandler+0x1e8>
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	f003 0308 	and.w	r3, r3, #8
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d023      	beq.n	80014f4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f022 020e 	bic.w	r2, r2, #14
 80014ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014c4:	2101      	movs	r1, #1
 80014c6:	fa01 f202 	lsl.w	r2, r1, r2
 80014ca:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2201      	movs	r2, #1
 80014d0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2201      	movs	r2, #1
 80014d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2200      	movs	r2, #0
 80014de:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d004      	beq.n	80014f4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	4798      	blx	r3
    }
  }
  return;
 80014f2:	bf00      	nop
 80014f4:	bf00      	nop
}
 80014f6:	3710      	adds	r7, #16
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40020008 	.word	0x40020008
 8001500:	4002001c 	.word	0x4002001c
 8001504:	40020030 	.word	0x40020030
 8001508:	40020044 	.word	0x40020044
 800150c:	40020058 	.word	0x40020058
 8001510:	4002006c 	.word	0x4002006c
 8001514:	40020000 	.word	0x40020000

08001518 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	607a      	str	r2, [r7, #4]
 8001524:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800152e:	2101      	movs	r1, #1
 8001530:	fa01 f202 	lsl.w	r2, r1, r2
 8001534:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	683a      	ldr	r2, [r7, #0]
 800153c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	2b10      	cmp	r3, #16
 8001544:	d108      	bne.n	8001558 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	68ba      	ldr	r2, [r7, #8]
 8001554:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001556:	e007      	b.n	8001568 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	68ba      	ldr	r2, [r7, #8]
 800155e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	60da      	str	r2, [r3, #12]
}
 8001568:	bf00      	nop
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	bc80      	pop	{r7}
 8001570:	4770      	bx	lr
	...

08001574 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001574:	b480      	push	{r7}
 8001576:	b08b      	sub	sp, #44	; 0x2c
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800157e:	2300      	movs	r3, #0
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001582:	2300      	movs	r3, #0
 8001584:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001586:	e148      	b.n	800181a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001588:	2201      	movs	r2, #1
 800158a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	69fa      	ldr	r2, [r7, #28]
 8001598:	4013      	ands	r3, r2
 800159a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800159c:	69ba      	ldr	r2, [r7, #24]
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	f040 8137 	bne.w	8001814 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	4aa3      	ldr	r2, [pc, #652]	; (8001838 <HAL_GPIO_Init+0x2c4>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d05e      	beq.n	800166e <HAL_GPIO_Init+0xfa>
 80015b0:	4aa1      	ldr	r2, [pc, #644]	; (8001838 <HAL_GPIO_Init+0x2c4>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d875      	bhi.n	80016a2 <HAL_GPIO_Init+0x12e>
 80015b6:	4aa1      	ldr	r2, [pc, #644]	; (800183c <HAL_GPIO_Init+0x2c8>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d058      	beq.n	800166e <HAL_GPIO_Init+0xfa>
 80015bc:	4a9f      	ldr	r2, [pc, #636]	; (800183c <HAL_GPIO_Init+0x2c8>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d86f      	bhi.n	80016a2 <HAL_GPIO_Init+0x12e>
 80015c2:	4a9f      	ldr	r2, [pc, #636]	; (8001840 <HAL_GPIO_Init+0x2cc>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d052      	beq.n	800166e <HAL_GPIO_Init+0xfa>
 80015c8:	4a9d      	ldr	r2, [pc, #628]	; (8001840 <HAL_GPIO_Init+0x2cc>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d869      	bhi.n	80016a2 <HAL_GPIO_Init+0x12e>
 80015ce:	4a9d      	ldr	r2, [pc, #628]	; (8001844 <HAL_GPIO_Init+0x2d0>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d04c      	beq.n	800166e <HAL_GPIO_Init+0xfa>
 80015d4:	4a9b      	ldr	r2, [pc, #620]	; (8001844 <HAL_GPIO_Init+0x2d0>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d863      	bhi.n	80016a2 <HAL_GPIO_Init+0x12e>
 80015da:	4a9b      	ldr	r2, [pc, #620]	; (8001848 <HAL_GPIO_Init+0x2d4>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d046      	beq.n	800166e <HAL_GPIO_Init+0xfa>
 80015e0:	4a99      	ldr	r2, [pc, #612]	; (8001848 <HAL_GPIO_Init+0x2d4>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d85d      	bhi.n	80016a2 <HAL_GPIO_Init+0x12e>
 80015e6:	2b12      	cmp	r3, #18
 80015e8:	d82a      	bhi.n	8001640 <HAL_GPIO_Init+0xcc>
 80015ea:	2b12      	cmp	r3, #18
 80015ec:	d859      	bhi.n	80016a2 <HAL_GPIO_Init+0x12e>
 80015ee:	a201      	add	r2, pc, #4	; (adr r2, 80015f4 <HAL_GPIO_Init+0x80>)
 80015f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f4:	0800166f 	.word	0x0800166f
 80015f8:	08001649 	.word	0x08001649
 80015fc:	0800165b 	.word	0x0800165b
 8001600:	0800169d 	.word	0x0800169d
 8001604:	080016a3 	.word	0x080016a3
 8001608:	080016a3 	.word	0x080016a3
 800160c:	080016a3 	.word	0x080016a3
 8001610:	080016a3 	.word	0x080016a3
 8001614:	080016a3 	.word	0x080016a3
 8001618:	080016a3 	.word	0x080016a3
 800161c:	080016a3 	.word	0x080016a3
 8001620:	080016a3 	.word	0x080016a3
 8001624:	080016a3 	.word	0x080016a3
 8001628:	080016a3 	.word	0x080016a3
 800162c:	080016a3 	.word	0x080016a3
 8001630:	080016a3 	.word	0x080016a3
 8001634:	080016a3 	.word	0x080016a3
 8001638:	08001651 	.word	0x08001651
 800163c:	08001665 	.word	0x08001665
 8001640:	4a82      	ldr	r2, [pc, #520]	; (800184c <HAL_GPIO_Init+0x2d8>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d013      	beq.n	800166e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001646:	e02c      	b.n	80016a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	623b      	str	r3, [r7, #32]
          break;
 800164e:	e029      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	3304      	adds	r3, #4
 8001656:	623b      	str	r3, [r7, #32]
          break;
 8001658:	e024      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	3308      	adds	r3, #8
 8001660:	623b      	str	r3, [r7, #32]
          break;
 8001662:	e01f      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	330c      	adds	r3, #12
 800166a:	623b      	str	r3, [r7, #32]
          break;
 800166c:	e01a      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d102      	bne.n	800167c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001676:	2304      	movs	r3, #4
 8001678:	623b      	str	r3, [r7, #32]
          break;
 800167a:	e013      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	2b01      	cmp	r3, #1
 8001682:	d105      	bne.n	8001690 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001684:	2308      	movs	r3, #8
 8001686:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	69fa      	ldr	r2, [r7, #28]
 800168c:	611a      	str	r2, [r3, #16]
          break;
 800168e:	e009      	b.n	80016a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001690:	2308      	movs	r3, #8
 8001692:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	69fa      	ldr	r2, [r7, #28]
 8001698:	615a      	str	r2, [r3, #20]
          break;
 800169a:	e003      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800169c:	2300      	movs	r3, #0
 800169e:	623b      	str	r3, [r7, #32]
          break;
 80016a0:	e000      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          break;
 80016a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	2bff      	cmp	r3, #255	; 0xff
 80016a8:	d801      	bhi.n	80016ae <HAL_GPIO_Init+0x13a>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	e001      	b.n	80016b2 <HAL_GPIO_Init+0x13e>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	3304      	adds	r3, #4
 80016b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016b4:	69bb      	ldr	r3, [r7, #24]
 80016b6:	2bff      	cmp	r3, #255	; 0xff
 80016b8:	d802      	bhi.n	80016c0 <HAL_GPIO_Init+0x14c>
 80016ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	e002      	b.n	80016c6 <HAL_GPIO_Init+0x152>
 80016c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c2:	3b08      	subs	r3, #8
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	210f      	movs	r1, #15
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	fa01 f303 	lsl.w	r3, r1, r3
 80016d4:	43db      	mvns	r3, r3
 80016d6:	401a      	ands	r2, r3
 80016d8:	6a39      	ldr	r1, [r7, #32]
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	fa01 f303 	lsl.w	r3, r1, r3
 80016e0:	431a      	orrs	r2, r3
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	f000 8090 	beq.w	8001814 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016f4:	4b56      	ldr	r3, [pc, #344]	; (8001850 <HAL_GPIO_Init+0x2dc>)
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	4a55      	ldr	r2, [pc, #340]	; (8001850 <HAL_GPIO_Init+0x2dc>)
 80016fa:	f043 0301 	orr.w	r3, r3, #1
 80016fe:	6193      	str	r3, [r2, #24]
 8001700:	4b53      	ldr	r3, [pc, #332]	; (8001850 <HAL_GPIO_Init+0x2dc>)
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	60bb      	str	r3, [r7, #8]
 800170a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800170c:	4a51      	ldr	r2, [pc, #324]	; (8001854 <HAL_GPIO_Init+0x2e0>)
 800170e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001710:	089b      	lsrs	r3, r3, #2
 8001712:	3302      	adds	r3, #2
 8001714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001718:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800171a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800171c:	f003 0303 	and.w	r3, r3, #3
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	220f      	movs	r2, #15
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	43db      	mvns	r3, r3
 800172a:	68fa      	ldr	r2, [r7, #12]
 800172c:	4013      	ands	r3, r2
 800172e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4a49      	ldr	r2, [pc, #292]	; (8001858 <HAL_GPIO_Init+0x2e4>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d00d      	beq.n	8001754 <HAL_GPIO_Init+0x1e0>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	4a48      	ldr	r2, [pc, #288]	; (800185c <HAL_GPIO_Init+0x2e8>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d007      	beq.n	8001750 <HAL_GPIO_Init+0x1dc>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	4a47      	ldr	r2, [pc, #284]	; (8001860 <HAL_GPIO_Init+0x2ec>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d101      	bne.n	800174c <HAL_GPIO_Init+0x1d8>
 8001748:	2302      	movs	r3, #2
 800174a:	e004      	b.n	8001756 <HAL_GPIO_Init+0x1e2>
 800174c:	2303      	movs	r3, #3
 800174e:	e002      	b.n	8001756 <HAL_GPIO_Init+0x1e2>
 8001750:	2301      	movs	r3, #1
 8001752:	e000      	b.n	8001756 <HAL_GPIO_Init+0x1e2>
 8001754:	2300      	movs	r3, #0
 8001756:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001758:	f002 0203 	and.w	r2, r2, #3
 800175c:	0092      	lsls	r2, r2, #2
 800175e:	4093      	lsls	r3, r2
 8001760:	68fa      	ldr	r2, [r7, #12]
 8001762:	4313      	orrs	r3, r2
 8001764:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001766:	493b      	ldr	r1, [pc, #236]	; (8001854 <HAL_GPIO_Init+0x2e0>)
 8001768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176a:	089b      	lsrs	r3, r3, #2
 800176c:	3302      	adds	r3, #2
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d006      	beq.n	800178e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001780:	4b38      	ldr	r3, [pc, #224]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	4937      	ldr	r1, [pc, #220]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	4313      	orrs	r3, r2
 800178a:	600b      	str	r3, [r1, #0]
 800178c:	e006      	b.n	800179c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800178e:	4b35      	ldr	r3, [pc, #212]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	43db      	mvns	r3, r3
 8001796:	4933      	ldr	r1, [pc, #204]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 8001798:	4013      	ands	r3, r2
 800179a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d006      	beq.n	80017b6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017a8:	4b2e      	ldr	r3, [pc, #184]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017aa:	685a      	ldr	r2, [r3, #4]
 80017ac:	492d      	ldr	r1, [pc, #180]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	604b      	str	r3, [r1, #4]
 80017b4:	e006      	b.n	80017c4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017b6:	4b2b      	ldr	r3, [pc, #172]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017b8:	685a      	ldr	r2, [r3, #4]
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	43db      	mvns	r3, r3
 80017be:	4929      	ldr	r1, [pc, #164]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017c0:	4013      	ands	r3, r2
 80017c2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d006      	beq.n	80017de <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80017d0:	4b24      	ldr	r3, [pc, #144]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017d2:	689a      	ldr	r2, [r3, #8]
 80017d4:	4923      	ldr	r1, [pc, #140]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	4313      	orrs	r3, r2
 80017da:	608b      	str	r3, [r1, #8]
 80017dc:	e006      	b.n	80017ec <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80017de:	4b21      	ldr	r3, [pc, #132]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017e0:	689a      	ldr	r2, [r3, #8]
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	43db      	mvns	r3, r3
 80017e6:	491f      	ldr	r1, [pc, #124]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017e8:	4013      	ands	r3, r2
 80017ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d006      	beq.n	8001806 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80017f8:	4b1a      	ldr	r3, [pc, #104]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017fa:	68da      	ldr	r2, [r3, #12]
 80017fc:	4919      	ldr	r1, [pc, #100]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	4313      	orrs	r3, r2
 8001802:	60cb      	str	r3, [r1, #12]
 8001804:	e006      	b.n	8001814 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001806:	4b17      	ldr	r3, [pc, #92]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 8001808:	68da      	ldr	r2, [r3, #12]
 800180a:	69bb      	ldr	r3, [r7, #24]
 800180c:	43db      	mvns	r3, r3
 800180e:	4915      	ldr	r1, [pc, #84]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 8001810:	4013      	ands	r3, r2
 8001812:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001816:	3301      	adds	r3, #1
 8001818:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001820:	fa22 f303 	lsr.w	r3, r2, r3
 8001824:	2b00      	cmp	r3, #0
 8001826:	f47f aeaf 	bne.w	8001588 <HAL_GPIO_Init+0x14>
  }
}
 800182a:	bf00      	nop
 800182c:	bf00      	nop
 800182e:	372c      	adds	r7, #44	; 0x2c
 8001830:	46bd      	mov	sp, r7
 8001832:	bc80      	pop	{r7}
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	10320000 	.word	0x10320000
 800183c:	10310000 	.word	0x10310000
 8001840:	10220000 	.word	0x10220000
 8001844:	10210000 	.word	0x10210000
 8001848:	10120000 	.word	0x10120000
 800184c:	10110000 	.word	0x10110000
 8001850:	40021000 	.word	0x40021000
 8001854:	40010000 	.word	0x40010000
 8001858:	40010800 	.word	0x40010800
 800185c:	40010c00 	.word	0x40010c00
 8001860:	40011000 	.word	0x40011000
 8001864:	40010400 	.word	0x40010400

08001868 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d101      	bne.n	800187a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e26c      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0301 	and.w	r3, r3, #1
 8001882:	2b00      	cmp	r3, #0
 8001884:	f000 8087 	beq.w	8001996 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001888:	4b92      	ldr	r3, [pc, #584]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f003 030c 	and.w	r3, r3, #12
 8001890:	2b04      	cmp	r3, #4
 8001892:	d00c      	beq.n	80018ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001894:	4b8f      	ldr	r3, [pc, #572]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f003 030c 	and.w	r3, r3, #12
 800189c:	2b08      	cmp	r3, #8
 800189e:	d112      	bne.n	80018c6 <HAL_RCC_OscConfig+0x5e>
 80018a0:	4b8c      	ldr	r3, [pc, #560]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018ac:	d10b      	bne.n	80018c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018ae:	4b89      	ldr	r3, [pc, #548]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d06c      	beq.n	8001994 <HAL_RCC_OscConfig+0x12c>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d168      	bne.n	8001994 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e246      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018ce:	d106      	bne.n	80018de <HAL_RCC_OscConfig+0x76>
 80018d0:	4b80      	ldr	r3, [pc, #512]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a7f      	ldr	r2, [pc, #508]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80018d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018da:	6013      	str	r3, [r2, #0]
 80018dc:	e02e      	b.n	800193c <HAL_RCC_OscConfig+0xd4>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d10c      	bne.n	8001900 <HAL_RCC_OscConfig+0x98>
 80018e6:	4b7b      	ldr	r3, [pc, #492]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a7a      	ldr	r2, [pc, #488]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80018ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018f0:	6013      	str	r3, [r2, #0]
 80018f2:	4b78      	ldr	r3, [pc, #480]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a77      	ldr	r2, [pc, #476]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80018f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018fc:	6013      	str	r3, [r2, #0]
 80018fe:	e01d      	b.n	800193c <HAL_RCC_OscConfig+0xd4>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001908:	d10c      	bne.n	8001924 <HAL_RCC_OscConfig+0xbc>
 800190a:	4b72      	ldr	r3, [pc, #456]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a71      	ldr	r2, [pc, #452]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 8001910:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001914:	6013      	str	r3, [r2, #0]
 8001916:	4b6f      	ldr	r3, [pc, #444]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a6e      	ldr	r2, [pc, #440]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 800191c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001920:	6013      	str	r3, [r2, #0]
 8001922:	e00b      	b.n	800193c <HAL_RCC_OscConfig+0xd4>
 8001924:	4b6b      	ldr	r3, [pc, #428]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a6a      	ldr	r2, [pc, #424]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 800192a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800192e:	6013      	str	r3, [r2, #0]
 8001930:	4b68      	ldr	r3, [pc, #416]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a67      	ldr	r2, [pc, #412]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 8001936:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800193a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d013      	beq.n	800196c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001944:	f7fe ff2a 	bl	800079c <HAL_GetTick>
 8001948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800194a:	e008      	b.n	800195e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800194c:	f7fe ff26 	bl	800079c <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	2b64      	cmp	r3, #100	; 0x64
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e1fa      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800195e:	4b5d      	ldr	r3, [pc, #372]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d0f0      	beq.n	800194c <HAL_RCC_OscConfig+0xe4>
 800196a:	e014      	b.n	8001996 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800196c:	f7fe ff16 	bl	800079c <HAL_GetTick>
 8001970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001972:	e008      	b.n	8001986 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001974:	f7fe ff12 	bl	800079c <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	2b64      	cmp	r3, #100	; 0x64
 8001980:	d901      	bls.n	8001986 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001982:	2303      	movs	r3, #3
 8001984:	e1e6      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001986:	4b53      	ldr	r3, [pc, #332]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d1f0      	bne.n	8001974 <HAL_RCC_OscConfig+0x10c>
 8001992:	e000      	b.n	8001996 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001994:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d063      	beq.n	8001a6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019a2:	4b4c      	ldr	r3, [pc, #304]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f003 030c 	and.w	r3, r3, #12
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d00b      	beq.n	80019c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019ae:	4b49      	ldr	r3, [pc, #292]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f003 030c 	and.w	r3, r3, #12
 80019b6:	2b08      	cmp	r3, #8
 80019b8:	d11c      	bne.n	80019f4 <HAL_RCC_OscConfig+0x18c>
 80019ba:	4b46      	ldr	r3, [pc, #280]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d116      	bne.n	80019f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019c6:	4b43      	ldr	r3, [pc, #268]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d005      	beq.n	80019de <HAL_RCC_OscConfig+0x176>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	691b      	ldr	r3, [r3, #16]
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d001      	beq.n	80019de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e1ba      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019de:	4b3d      	ldr	r3, [pc, #244]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	695b      	ldr	r3, [r3, #20]
 80019ea:	00db      	lsls	r3, r3, #3
 80019ec:	4939      	ldr	r1, [pc, #228]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 80019ee:	4313      	orrs	r3, r2
 80019f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019f2:	e03a      	b.n	8001a6a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	691b      	ldr	r3, [r3, #16]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d020      	beq.n	8001a3e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019fc:	4b36      	ldr	r3, [pc, #216]	; (8001ad8 <HAL_RCC_OscConfig+0x270>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a02:	f7fe fecb 	bl	800079c <HAL_GetTick>
 8001a06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a08:	e008      	b.n	8001a1c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a0a:	f7fe fec7 	bl	800079c <HAL_GetTick>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d901      	bls.n	8001a1c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	e19b      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a1c:	4b2d      	ldr	r3, [pc, #180]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0302 	and.w	r3, r3, #2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d0f0      	beq.n	8001a0a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a28:	4b2a      	ldr	r3, [pc, #168]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	695b      	ldr	r3, [r3, #20]
 8001a34:	00db      	lsls	r3, r3, #3
 8001a36:	4927      	ldr	r1, [pc, #156]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	600b      	str	r3, [r1, #0]
 8001a3c:	e015      	b.n	8001a6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a3e:	4b26      	ldr	r3, [pc, #152]	; (8001ad8 <HAL_RCC_OscConfig+0x270>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a44:	f7fe feaa 	bl	800079c <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a4a:	e008      	b.n	8001a5e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a4c:	f7fe fea6 	bl	800079c <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e17a      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a5e:	4b1d      	ldr	r3, [pc, #116]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1f0      	bne.n	8001a4c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0308 	and.w	r3, r3, #8
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d03a      	beq.n	8001aec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	699b      	ldr	r3, [r3, #24]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d019      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a7e:	4b17      	ldr	r3, [pc, #92]	; (8001adc <HAL_RCC_OscConfig+0x274>)
 8001a80:	2201      	movs	r2, #1
 8001a82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a84:	f7fe fe8a 	bl	800079c <HAL_GetTick>
 8001a88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a8a:	e008      	b.n	8001a9e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a8c:	f7fe fe86 	bl	800079c <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e15a      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a9e:	4b0d      	ldr	r3, [pc, #52]	; (8001ad4 <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d0f0      	beq.n	8001a8c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001aaa:	2001      	movs	r0, #1
 8001aac:	f000 fad8 	bl	8002060 <RCC_Delay>
 8001ab0:	e01c      	b.n	8001aec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ab2:	4b0a      	ldr	r3, [pc, #40]	; (8001adc <HAL_RCC_OscConfig+0x274>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ab8:	f7fe fe70 	bl	800079c <HAL_GetTick>
 8001abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001abe:	e00f      	b.n	8001ae0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ac0:	f7fe fe6c 	bl	800079c <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	2b02      	cmp	r3, #2
 8001acc:	d908      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e140      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
 8001ad2:	bf00      	nop
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	42420000 	.word	0x42420000
 8001adc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ae0:	4b9e      	ldr	r3, [pc, #632]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae4:	f003 0302 	and.w	r3, r3, #2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1e9      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 0304 	and.w	r3, r3, #4
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	f000 80a6 	beq.w	8001c46 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001afa:	2300      	movs	r3, #0
 8001afc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001afe:	4b97      	ldr	r3, [pc, #604]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d10d      	bne.n	8001b26 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b0a:	4b94      	ldr	r3, [pc, #592]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001b0c:	69db      	ldr	r3, [r3, #28]
 8001b0e:	4a93      	ldr	r2, [pc, #588]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001b10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b14:	61d3      	str	r3, [r2, #28]
 8001b16:	4b91      	ldr	r3, [pc, #580]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001b18:	69db      	ldr	r3, [r3, #28]
 8001b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b1e:	60bb      	str	r3, [r7, #8]
 8001b20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b22:	2301      	movs	r3, #1
 8001b24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b26:	4b8e      	ldr	r3, [pc, #568]	; (8001d60 <HAL_RCC_OscConfig+0x4f8>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d118      	bne.n	8001b64 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b32:	4b8b      	ldr	r3, [pc, #556]	; (8001d60 <HAL_RCC_OscConfig+0x4f8>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a8a      	ldr	r2, [pc, #552]	; (8001d60 <HAL_RCC_OscConfig+0x4f8>)
 8001b38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b3e:	f7fe fe2d 	bl	800079c <HAL_GetTick>
 8001b42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b44:	e008      	b.n	8001b58 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b46:	f7fe fe29 	bl	800079c <HAL_GetTick>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	2b64      	cmp	r3, #100	; 0x64
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e0fd      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b58:	4b81      	ldr	r3, [pc, #516]	; (8001d60 <HAL_RCC_OscConfig+0x4f8>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d0f0      	beq.n	8001b46 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d106      	bne.n	8001b7a <HAL_RCC_OscConfig+0x312>
 8001b6c:	4b7b      	ldr	r3, [pc, #492]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001b6e:	6a1b      	ldr	r3, [r3, #32]
 8001b70:	4a7a      	ldr	r2, [pc, #488]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001b72:	f043 0301 	orr.w	r3, r3, #1
 8001b76:	6213      	str	r3, [r2, #32]
 8001b78:	e02d      	b.n	8001bd6 <HAL_RCC_OscConfig+0x36e>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	68db      	ldr	r3, [r3, #12]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d10c      	bne.n	8001b9c <HAL_RCC_OscConfig+0x334>
 8001b82:	4b76      	ldr	r3, [pc, #472]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001b84:	6a1b      	ldr	r3, [r3, #32]
 8001b86:	4a75      	ldr	r2, [pc, #468]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001b88:	f023 0301 	bic.w	r3, r3, #1
 8001b8c:	6213      	str	r3, [r2, #32]
 8001b8e:	4b73      	ldr	r3, [pc, #460]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001b90:	6a1b      	ldr	r3, [r3, #32]
 8001b92:	4a72      	ldr	r2, [pc, #456]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001b94:	f023 0304 	bic.w	r3, r3, #4
 8001b98:	6213      	str	r3, [r2, #32]
 8001b9a:	e01c      	b.n	8001bd6 <HAL_RCC_OscConfig+0x36e>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	2b05      	cmp	r3, #5
 8001ba2:	d10c      	bne.n	8001bbe <HAL_RCC_OscConfig+0x356>
 8001ba4:	4b6d      	ldr	r3, [pc, #436]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001ba6:	6a1b      	ldr	r3, [r3, #32]
 8001ba8:	4a6c      	ldr	r2, [pc, #432]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001baa:	f043 0304 	orr.w	r3, r3, #4
 8001bae:	6213      	str	r3, [r2, #32]
 8001bb0:	4b6a      	ldr	r3, [pc, #424]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001bb2:	6a1b      	ldr	r3, [r3, #32]
 8001bb4:	4a69      	ldr	r2, [pc, #420]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001bb6:	f043 0301 	orr.w	r3, r3, #1
 8001bba:	6213      	str	r3, [r2, #32]
 8001bbc:	e00b      	b.n	8001bd6 <HAL_RCC_OscConfig+0x36e>
 8001bbe:	4b67      	ldr	r3, [pc, #412]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001bc0:	6a1b      	ldr	r3, [r3, #32]
 8001bc2:	4a66      	ldr	r2, [pc, #408]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001bc4:	f023 0301 	bic.w	r3, r3, #1
 8001bc8:	6213      	str	r3, [r2, #32]
 8001bca:	4b64      	ldr	r3, [pc, #400]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001bcc:	6a1b      	ldr	r3, [r3, #32]
 8001bce:	4a63      	ldr	r2, [pc, #396]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001bd0:	f023 0304 	bic.w	r3, r3, #4
 8001bd4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d015      	beq.n	8001c0a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bde:	f7fe fddd 	bl	800079c <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001be4:	e00a      	b.n	8001bfc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001be6:	f7fe fdd9 	bl	800079c <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e0ab      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bfc:	4b57      	ldr	r3, [pc, #348]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001bfe:	6a1b      	ldr	r3, [r3, #32]
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d0ee      	beq.n	8001be6 <HAL_RCC_OscConfig+0x37e>
 8001c08:	e014      	b.n	8001c34 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c0a:	f7fe fdc7 	bl	800079c <HAL_GetTick>
 8001c0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c10:	e00a      	b.n	8001c28 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c12:	f7fe fdc3 	bl	800079c <HAL_GetTick>
 8001c16:	4602      	mov	r2, r0
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d901      	bls.n	8001c28 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	e095      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c28:	4b4c      	ldr	r3, [pc, #304]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001c2a:	6a1b      	ldr	r3, [r3, #32]
 8001c2c:	f003 0302 	and.w	r3, r3, #2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1ee      	bne.n	8001c12 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c34:	7dfb      	ldrb	r3, [r7, #23]
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d105      	bne.n	8001c46 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c3a:	4b48      	ldr	r3, [pc, #288]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001c3c:	69db      	ldr	r3, [r3, #28]
 8001c3e:	4a47      	ldr	r2, [pc, #284]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001c40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c44:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	69db      	ldr	r3, [r3, #28]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	f000 8081 	beq.w	8001d52 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c50:	4b42      	ldr	r3, [pc, #264]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f003 030c 	and.w	r3, r3, #12
 8001c58:	2b08      	cmp	r3, #8
 8001c5a:	d061      	beq.n	8001d20 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	69db      	ldr	r3, [r3, #28]
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d146      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c64:	4b3f      	ldr	r3, [pc, #252]	; (8001d64 <HAL_RCC_OscConfig+0x4fc>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c6a:	f7fe fd97 	bl	800079c <HAL_GetTick>
 8001c6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c70:	e008      	b.n	8001c84 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c72:	f7fe fd93 	bl	800079c <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d901      	bls.n	8001c84 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e067      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c84:	4b35      	ldr	r3, [pc, #212]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1f0      	bne.n	8001c72 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6a1b      	ldr	r3, [r3, #32]
 8001c94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c98:	d108      	bne.n	8001cac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c9a:	4b30      	ldr	r3, [pc, #192]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	492d      	ldr	r1, [pc, #180]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cac:	4b2b      	ldr	r3, [pc, #172]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6a19      	ldr	r1, [r3, #32]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbc:	430b      	orrs	r3, r1
 8001cbe:	4927      	ldr	r1, [pc, #156]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cc4:	4b27      	ldr	r3, [pc, #156]	; (8001d64 <HAL_RCC_OscConfig+0x4fc>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cca:	f7fe fd67 	bl	800079c <HAL_GetTick>
 8001cce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cd2:	f7fe fd63 	bl	800079c <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e037      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ce4:	4b1d      	ldr	r3, [pc, #116]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d0f0      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x46a>
 8001cf0:	e02f      	b.n	8001d52 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cf2:	4b1c      	ldr	r3, [pc, #112]	; (8001d64 <HAL_RCC_OscConfig+0x4fc>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf8:	f7fe fd50 	bl	800079c <HAL_GetTick>
 8001cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cfe:	e008      	b.n	8001d12 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d00:	f7fe fd4c 	bl	800079c <HAL_GetTick>
 8001d04:	4602      	mov	r2, r0
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d901      	bls.n	8001d12 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e020      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d12:	4b12      	ldr	r3, [pc, #72]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d1f0      	bne.n	8001d00 <HAL_RCC_OscConfig+0x498>
 8001d1e:	e018      	b.n	8001d52 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	69db      	ldr	r3, [r3, #28]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d101      	bne.n	8001d2c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e013      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d2c:	4b0b      	ldr	r3, [pc, #44]	; (8001d5c <HAL_RCC_OscConfig+0x4f4>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6a1b      	ldr	r3, [r3, #32]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d106      	bne.n	8001d4e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d001      	beq.n	8001d52 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e000      	b.n	8001d54 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	40007000 	.word	0x40007000
 8001d64:	42420060 	.word	0x42420060

08001d68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d101      	bne.n	8001d7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e0d0      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d7c:	4b6a      	ldr	r3, [pc, #424]	; (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0307 	and.w	r3, r3, #7
 8001d84:	683a      	ldr	r2, [r7, #0]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d910      	bls.n	8001dac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d8a:	4b67      	ldr	r3, [pc, #412]	; (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f023 0207 	bic.w	r2, r3, #7
 8001d92:	4965      	ldr	r1, [pc, #404]	; (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9a:	4b63      	ldr	r3, [pc, #396]	; (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	683a      	ldr	r2, [r7, #0]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d001      	beq.n	8001dac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e0b8      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0302 	and.w	r3, r3, #2
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d020      	beq.n	8001dfa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d005      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dc4:	4b59      	ldr	r3, [pc, #356]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	4a58      	ldr	r2, [pc, #352]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001dca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001dce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0308 	and.w	r3, r3, #8
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d005      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ddc:	4b53      	ldr	r3, [pc, #332]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	4a52      	ldr	r2, [pc, #328]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001de2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001de6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001de8:	4b50      	ldr	r3, [pc, #320]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	494d      	ldr	r1, [pc, #308]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001df6:	4313      	orrs	r3, r2
 8001df8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d040      	beq.n	8001e88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d107      	bne.n	8001e1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e0e:	4b47      	ldr	r3, [pc, #284]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d115      	bne.n	8001e46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e07f      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d107      	bne.n	8001e36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e26:	4b41      	ldr	r3, [pc, #260]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d109      	bne.n	8001e46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e073      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e36:	4b3d      	ldr	r3, [pc, #244]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e06b      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e46:	4b39      	ldr	r3, [pc, #228]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f023 0203 	bic.w	r2, r3, #3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	4936      	ldr	r1, [pc, #216]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001e54:	4313      	orrs	r3, r2
 8001e56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e58:	f7fe fca0 	bl	800079c <HAL_GetTick>
 8001e5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5e:	e00a      	b.n	8001e76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e60:	f7fe fc9c 	bl	800079c <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d901      	bls.n	8001e76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e053      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e76:	4b2d      	ldr	r3, [pc, #180]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f003 020c 	and.w	r2, r3, #12
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d1eb      	bne.n	8001e60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e88:	4b27      	ldr	r3, [pc, #156]	; (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0307 	and.w	r3, r3, #7
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d210      	bcs.n	8001eb8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e96:	4b24      	ldr	r3, [pc, #144]	; (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f023 0207 	bic.w	r2, r3, #7
 8001e9e:	4922      	ldr	r1, [pc, #136]	; (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea6:	4b20      	ldr	r3, [pc, #128]	; (8001f28 <HAL_RCC_ClockConfig+0x1c0>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	683a      	ldr	r2, [r7, #0]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d001      	beq.n	8001eb8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e032      	b.n	8001f1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0304 	and.w	r3, r3, #4
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d008      	beq.n	8001ed6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ec4:	4b19      	ldr	r3, [pc, #100]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	4916      	ldr	r1, [pc, #88]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0308 	and.w	r3, r3, #8
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d009      	beq.n	8001ef6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ee2:	4b12      	ldr	r3, [pc, #72]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	00db      	lsls	r3, r3, #3
 8001ef0:	490e      	ldr	r1, [pc, #56]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ef6:	f000 f821 	bl	8001f3c <HAL_RCC_GetSysClockFreq>
 8001efa:	4602      	mov	r2, r0
 8001efc:	4b0b      	ldr	r3, [pc, #44]	; (8001f2c <HAL_RCC_ClockConfig+0x1c4>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	091b      	lsrs	r3, r3, #4
 8001f02:	f003 030f 	and.w	r3, r3, #15
 8001f06:	490a      	ldr	r1, [pc, #40]	; (8001f30 <HAL_RCC_ClockConfig+0x1c8>)
 8001f08:	5ccb      	ldrb	r3, [r1, r3]
 8001f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f0e:	4a09      	ldr	r2, [pc, #36]	; (8001f34 <HAL_RCC_ClockConfig+0x1cc>)
 8001f10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f12:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <HAL_RCC_ClockConfig+0x1d0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7fe fbfe 	bl	8000718 <HAL_InitTick>

  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40022000 	.word	0x40022000
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	08002e88 	.word	0x08002e88
 8001f34:	20000000 	.word	0x20000000
 8001f38:	20000004 	.word	0x20000004

08001f3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f3c:	b490      	push	{r4, r7}
 8001f3e:	b08a      	sub	sp, #40	; 0x28
 8001f40:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001f42:	4b2a      	ldr	r3, [pc, #168]	; (8001fec <HAL_RCC_GetSysClockFreq+0xb0>)
 8001f44:	1d3c      	adds	r4, r7, #4
 8001f46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001f4c:	f240 2301 	movw	r3, #513	; 0x201
 8001f50:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f52:	2300      	movs	r3, #0
 8001f54:	61fb      	str	r3, [r7, #28]
 8001f56:	2300      	movs	r3, #0
 8001f58:	61bb      	str	r3, [r7, #24]
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001f62:	2300      	movs	r3, #0
 8001f64:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f66:	4b22      	ldr	r3, [pc, #136]	; (8001ff0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	f003 030c 	and.w	r3, r3, #12
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	d002      	beq.n	8001f7c <HAL_RCC_GetSysClockFreq+0x40>
 8001f76:	2b08      	cmp	r3, #8
 8001f78:	d003      	beq.n	8001f82 <HAL_RCC_GetSysClockFreq+0x46>
 8001f7a:	e02d      	b.n	8001fd8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f7c:	4b1d      	ldr	r3, [pc, #116]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f7e:	623b      	str	r3, [r7, #32]
      break;
 8001f80:	e02d      	b.n	8001fde <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	0c9b      	lsrs	r3, r3, #18
 8001f86:	f003 030f 	and.w	r3, r3, #15
 8001f8a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f8e:	4413      	add	r3, r2
 8001f90:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001f94:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d013      	beq.n	8001fc8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fa0:	4b13      	ldr	r3, [pc, #76]	; (8001ff0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	0c5b      	lsrs	r3, r3, #17
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001fae:	4413      	add	r3, r2
 8001fb0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001fb4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	4a0e      	ldr	r2, [pc, #56]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fba:	fb02 f203 	mul.w	r2, r2, r3
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc4:	627b      	str	r3, [r7, #36]	; 0x24
 8001fc6:	e004      	b.n	8001fd2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	4a0b      	ldr	r2, [pc, #44]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001fcc:	fb02 f303 	mul.w	r3, r2, r3
 8001fd0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd4:	623b      	str	r3, [r7, #32]
      break;
 8001fd6:	e002      	b.n	8001fde <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fd8:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fda:	623b      	str	r3, [r7, #32]
      break;
 8001fdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fde:	6a3b      	ldr	r3, [r7, #32]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3728      	adds	r7, #40	; 0x28
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bc90      	pop	{r4, r7}
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	08002e78 	.word	0x08002e78
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	007a1200 	.word	0x007a1200
 8001ff8:	003d0900 	.word	0x003d0900

08001ffc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002000:	4b02      	ldr	r3, [pc, #8]	; (800200c <HAL_RCC_GetHCLKFreq+0x10>)
 8002002:	681b      	ldr	r3, [r3, #0]
}
 8002004:	4618      	mov	r0, r3
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr
 800200c:	20000000 	.word	0x20000000

08002010 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002014:	f7ff fff2 	bl	8001ffc <HAL_RCC_GetHCLKFreq>
 8002018:	4602      	mov	r2, r0
 800201a:	4b05      	ldr	r3, [pc, #20]	; (8002030 <HAL_RCC_GetPCLK1Freq+0x20>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	0a1b      	lsrs	r3, r3, #8
 8002020:	f003 0307 	and.w	r3, r3, #7
 8002024:	4903      	ldr	r1, [pc, #12]	; (8002034 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002026:	5ccb      	ldrb	r3, [r1, r3]
 8002028:	fa22 f303 	lsr.w	r3, r2, r3
}
 800202c:	4618      	mov	r0, r3
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40021000 	.word	0x40021000
 8002034:	08002e98 	.word	0x08002e98

08002038 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800203c:	f7ff ffde 	bl	8001ffc <HAL_RCC_GetHCLKFreq>
 8002040:	4602      	mov	r2, r0
 8002042:	4b05      	ldr	r3, [pc, #20]	; (8002058 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	0adb      	lsrs	r3, r3, #11
 8002048:	f003 0307 	and.w	r3, r3, #7
 800204c:	4903      	ldr	r1, [pc, #12]	; (800205c <HAL_RCC_GetPCLK2Freq+0x24>)
 800204e:	5ccb      	ldrb	r3, [r1, r3]
 8002050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002054:	4618      	mov	r0, r3
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40021000 	.word	0x40021000
 800205c:	08002e98 	.word	0x08002e98

08002060 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002068:	4b0a      	ldr	r3, [pc, #40]	; (8002094 <RCC_Delay+0x34>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a0a      	ldr	r2, [pc, #40]	; (8002098 <RCC_Delay+0x38>)
 800206e:	fba2 2303 	umull	r2, r3, r2, r3
 8002072:	0a5b      	lsrs	r3, r3, #9
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	fb02 f303 	mul.w	r3, r2, r3
 800207a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800207c:	bf00      	nop
  }
  while (Delay --);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	1e5a      	subs	r2, r3, #1
 8002082:	60fa      	str	r2, [r7, #12]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d1f9      	bne.n	800207c <RCC_Delay+0x1c>
}
 8002088:	bf00      	nop
 800208a:	bf00      	nop
 800208c:	3714      	adds	r7, #20
 800208e:	46bd      	mov	sp, r7
 8002090:	bc80      	pop	{r7}
 8002092:	4770      	bx	lr
 8002094:	20000000 	.word	0x20000000
 8002098:	10624dd3 	.word	0x10624dd3

0800209c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80020a4:	2300      	movs	r3, #0
 80020a6:	613b      	str	r3, [r7, #16]
 80020a8:	2300      	movs	r3, #0
 80020aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 0301 	and.w	r3, r3, #1
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d07d      	beq.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80020b8:	2300      	movs	r3, #0
 80020ba:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020bc:	4b4f      	ldr	r3, [pc, #316]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020be:	69db      	ldr	r3, [r3, #28]
 80020c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d10d      	bne.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020c8:	4b4c      	ldr	r3, [pc, #304]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020ca:	69db      	ldr	r3, [r3, #28]
 80020cc:	4a4b      	ldr	r2, [pc, #300]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020d2:	61d3      	str	r3, [r2, #28]
 80020d4:	4b49      	ldr	r3, [pc, #292]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d6:	69db      	ldr	r3, [r3, #28]
 80020d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020dc:	60bb      	str	r3, [r7, #8]
 80020de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020e0:	2301      	movs	r3, #1
 80020e2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020e4:	4b46      	ldr	r3, [pc, #280]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d118      	bne.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020f0:	4b43      	ldr	r3, [pc, #268]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a42      	ldr	r2, [pc, #264]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80020f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020fc:	f7fe fb4e 	bl	800079c <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002102:	e008      	b.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002104:	f7fe fb4a 	bl	800079c <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b64      	cmp	r3, #100	; 0x64
 8002110:	d901      	bls.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e06d      	b.n	80021f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002116:	4b3a      	ldr	r3, [pc, #232]	; (8002200 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800211e:	2b00      	cmp	r3, #0
 8002120:	d0f0      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002122:	4b36      	ldr	r3, [pc, #216]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002124:	6a1b      	ldr	r3, [r3, #32]
 8002126:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800212a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d02e      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	429a      	cmp	r2, r3
 800213e:	d027      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002140:	4b2e      	ldr	r3, [pc, #184]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002142:	6a1b      	ldr	r3, [r3, #32]
 8002144:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002148:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800214a:	4b2e      	ldr	r3, [pc, #184]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800214c:	2201      	movs	r2, #1
 800214e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002150:	4b2c      	ldr	r3, [pc, #176]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002156:	4a29      	ldr	r2, [pc, #164]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	f003 0301 	and.w	r3, r3, #1
 8002162:	2b00      	cmp	r3, #0
 8002164:	d014      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002166:	f7fe fb19 	bl	800079c <HAL_GetTick>
 800216a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800216c:	e00a      	b.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800216e:	f7fe fb15 	bl	800079c <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	f241 3288 	movw	r2, #5000	; 0x1388
 800217c:	4293      	cmp	r3, r2
 800217e:	d901      	bls.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e036      	b.n	80021f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002184:	4b1d      	ldr	r3, [pc, #116]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002186:	6a1b      	ldr	r3, [r3, #32]
 8002188:	f003 0302 	and.w	r3, r3, #2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d0ee      	beq.n	800216e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002190:	4b1a      	ldr	r3, [pc, #104]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002192:	6a1b      	ldr	r3, [r3, #32]
 8002194:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	4917      	ldr	r1, [pc, #92]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021a2:	7dfb      	ldrb	r3, [r7, #23]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d105      	bne.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021a8:	4b14      	ldr	r3, [pc, #80]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021aa:	69db      	ldr	r3, [r3, #28]
 80021ac:	4a13      	ldr	r2, [pc, #76]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021b2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0302 	and.w	r3, r3, #2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d008      	beq.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80021c0:	4b0e      	ldr	r3, [pc, #56]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	490b      	ldr	r1, [pc, #44]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0310 	and.w	r3, r3, #16
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d008      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021de:	4b07      	ldr	r3, [pc, #28]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	4904      	ldr	r1, [pc, #16]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3718      	adds	r7, #24
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40021000 	.word	0x40021000
 8002200:	40007000 	.word	0x40007000
 8002204:	42420440 	.word	0x42420440

08002208 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e03f      	b.n	800229a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2b00      	cmp	r3, #0
 8002224:	d106      	bne.n	8002234 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f7fe f97c 	bl	800052c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2224      	movs	r2, #36	; 0x24
 8002238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68da      	ldr	r2, [r3, #12]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800224a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f000 f905 	bl	800245c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	691a      	ldr	r2, [r3, #16]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002260:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	695a      	ldr	r2, [r3, #20]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002270:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	68da      	ldr	r2, [r3, #12]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002280:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2220      	movs	r2, #32
 800228c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2220      	movs	r2, #32
 8002294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b08a      	sub	sp, #40	; 0x28
 80022a6:	af02      	add	r7, sp, #8
 80022a8:	60f8      	str	r0, [r7, #12]
 80022aa:	60b9      	str	r1, [r7, #8]
 80022ac:	603b      	str	r3, [r7, #0]
 80022ae:	4613      	mov	r3, r2
 80022b0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022b2:	2300      	movs	r3, #0
 80022b4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2b20      	cmp	r3, #32
 80022c0:	d17c      	bne.n	80023bc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d002      	beq.n	80022ce <HAL_UART_Transmit+0x2c>
 80022c8:	88fb      	ldrh	r3, [r7, #6]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d101      	bne.n	80022d2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e075      	b.n	80023be <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d101      	bne.n	80022e0 <HAL_UART_Transmit+0x3e>
 80022dc:	2302      	movs	r3, #2
 80022de:	e06e      	b.n	80023be <HAL_UART_Transmit+0x11c>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2200      	movs	r2, #0
 80022ec:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2221      	movs	r2, #33	; 0x21
 80022f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022f6:	f7fe fa51 	bl	800079c <HAL_GetTick>
 80022fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	88fa      	ldrh	r2, [r7, #6]
 8002300:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	88fa      	ldrh	r2, [r7, #6]
 8002306:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002310:	d108      	bne.n	8002324 <HAL_UART_Transmit+0x82>
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d104      	bne.n	8002324 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800231a:	2300      	movs	r3, #0
 800231c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	61bb      	str	r3, [r7, #24]
 8002322:	e003      	b.n	800232c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002328:	2300      	movs	r3, #0
 800232a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002334:	e02a      	b.n	800238c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	9300      	str	r3, [sp, #0]
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	2200      	movs	r2, #0
 800233e:	2180      	movs	r1, #128	; 0x80
 8002340:	68f8      	ldr	r0, [r7, #12]
 8002342:	f000 f840 	bl	80023c6 <UART_WaitOnFlagUntilTimeout>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	e036      	b.n	80023be <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d10b      	bne.n	800236e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	881b      	ldrh	r3, [r3, #0]
 800235a:	461a      	mov	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002364:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	3302      	adds	r3, #2
 800236a:	61bb      	str	r3, [r7, #24]
 800236c:	e007      	b.n	800237e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	781a      	ldrb	r2, [r3, #0]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	3301      	adds	r3, #1
 800237c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002382:	b29b      	uxth	r3, r3
 8002384:	3b01      	subs	r3, #1
 8002386:	b29a      	uxth	r2, r3
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002390:	b29b      	uxth	r3, r3
 8002392:	2b00      	cmp	r3, #0
 8002394:	d1cf      	bne.n	8002336 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	2200      	movs	r2, #0
 800239e:	2140      	movs	r1, #64	; 0x40
 80023a0:	68f8      	ldr	r0, [r7, #12]
 80023a2:	f000 f810 	bl	80023c6 <UART_WaitOnFlagUntilTimeout>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e006      	b.n	80023be <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2220      	movs	r2, #32
 80023b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80023b8:	2300      	movs	r3, #0
 80023ba:	e000      	b.n	80023be <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80023bc:	2302      	movs	r3, #2
  }
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3720      	adds	r7, #32
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b084      	sub	sp, #16
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	60f8      	str	r0, [r7, #12]
 80023ce:	60b9      	str	r1, [r7, #8]
 80023d0:	603b      	str	r3, [r7, #0]
 80023d2:	4613      	mov	r3, r2
 80023d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023d6:	e02c      	b.n	8002432 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023de:	d028      	beq.n	8002432 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d007      	beq.n	80023f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80023e6:	f7fe f9d9 	bl	800079c <HAL_GetTick>
 80023ea:	4602      	mov	r2, r0
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d21d      	bcs.n	8002432 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	68da      	ldr	r2, [r3, #12]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002404:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	695a      	ldr	r2, [r3, #20]
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 0201 	bic.w	r2, r2, #1
 8002414:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2220      	movs	r2, #32
 800241a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2220      	movs	r2, #32
 8002422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e00f      	b.n	8002452 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	4013      	ands	r3, r2
 800243c:	68ba      	ldr	r2, [r7, #8]
 800243e:	429a      	cmp	r2, r3
 8002440:	bf0c      	ite	eq
 8002442:	2301      	moveq	r3, #1
 8002444:	2300      	movne	r3, #0
 8002446:	b2db      	uxtb	r3, r3
 8002448:	461a      	mov	r2, r3
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	429a      	cmp	r2, r3
 800244e:	d0c3      	beq.n	80023d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
	...

0800245c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	68da      	ldr	r2, [r3, #12]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	430a      	orrs	r2, r1
 8002478:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689a      	ldr	r2, [r3, #8]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	431a      	orrs	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	695b      	ldr	r3, [r3, #20]
 8002488:	4313      	orrs	r3, r2
 800248a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002496:	f023 030c 	bic.w	r3, r3, #12
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	68b9      	ldr	r1, [r7, #8]
 80024a0:	430b      	orrs	r3, r1
 80024a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	695b      	ldr	r3, [r3, #20]
 80024aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	699a      	ldr	r2, [r3, #24]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	430a      	orrs	r2, r1
 80024b8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a2c      	ldr	r2, [pc, #176]	; (8002570 <UART_SetConfig+0x114>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d103      	bne.n	80024cc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80024c4:	f7ff fdb8 	bl	8002038 <HAL_RCC_GetPCLK2Freq>
 80024c8:	60f8      	str	r0, [r7, #12]
 80024ca:	e002      	b.n	80024d2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80024cc:	f7ff fda0 	bl	8002010 <HAL_RCC_GetPCLK1Freq>
 80024d0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	4613      	mov	r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	4413      	add	r3, r2
 80024da:	009a      	lsls	r2, r3, #2
 80024dc:	441a      	add	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e8:	4a22      	ldr	r2, [pc, #136]	; (8002574 <UART_SetConfig+0x118>)
 80024ea:	fba2 2303 	umull	r2, r3, r2, r3
 80024ee:	095b      	lsrs	r3, r3, #5
 80024f0:	0119      	lsls	r1, r3, #4
 80024f2:	68fa      	ldr	r2, [r7, #12]
 80024f4:	4613      	mov	r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	4413      	add	r3, r2
 80024fa:	009a      	lsls	r2, r3, #2
 80024fc:	441a      	add	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	fbb2 f2f3 	udiv	r2, r2, r3
 8002508:	4b1a      	ldr	r3, [pc, #104]	; (8002574 <UART_SetConfig+0x118>)
 800250a:	fba3 0302 	umull	r0, r3, r3, r2
 800250e:	095b      	lsrs	r3, r3, #5
 8002510:	2064      	movs	r0, #100	; 0x64
 8002512:	fb00 f303 	mul.w	r3, r0, r3
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	011b      	lsls	r3, r3, #4
 800251a:	3332      	adds	r3, #50	; 0x32
 800251c:	4a15      	ldr	r2, [pc, #84]	; (8002574 <UART_SetConfig+0x118>)
 800251e:	fba2 2303 	umull	r2, r3, r2, r3
 8002522:	095b      	lsrs	r3, r3, #5
 8002524:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002528:	4419      	add	r1, r3
 800252a:	68fa      	ldr	r2, [r7, #12]
 800252c:	4613      	mov	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4413      	add	r3, r2
 8002532:	009a      	lsls	r2, r3, #2
 8002534:	441a      	add	r2, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002540:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <UART_SetConfig+0x118>)
 8002542:	fba3 0302 	umull	r0, r3, r3, r2
 8002546:	095b      	lsrs	r3, r3, #5
 8002548:	2064      	movs	r0, #100	; 0x64
 800254a:	fb00 f303 	mul.w	r3, r0, r3
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	011b      	lsls	r3, r3, #4
 8002552:	3332      	adds	r3, #50	; 0x32
 8002554:	4a07      	ldr	r2, [pc, #28]	; (8002574 <UART_SetConfig+0x118>)
 8002556:	fba2 2303 	umull	r2, r3, r2, r3
 800255a:	095b      	lsrs	r3, r3, #5
 800255c:	f003 020f 	and.w	r2, r3, #15
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	440a      	add	r2, r1
 8002566:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002568:	bf00      	nop
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40013800 	.word	0x40013800
 8002574:	51eb851f 	.word	0x51eb851f

08002578 <__errno>:
 8002578:	4b01      	ldr	r3, [pc, #4]	; (8002580 <__errno+0x8>)
 800257a:	6818      	ldr	r0, [r3, #0]
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	2000000c 	.word	0x2000000c

08002584 <__libc_init_array>:
 8002584:	b570      	push	{r4, r5, r6, lr}
 8002586:	2600      	movs	r6, #0
 8002588:	4d0c      	ldr	r5, [pc, #48]	; (80025bc <__libc_init_array+0x38>)
 800258a:	4c0d      	ldr	r4, [pc, #52]	; (80025c0 <__libc_init_array+0x3c>)
 800258c:	1b64      	subs	r4, r4, r5
 800258e:	10a4      	asrs	r4, r4, #2
 8002590:	42a6      	cmp	r6, r4
 8002592:	d109      	bne.n	80025a8 <__libc_init_array+0x24>
 8002594:	f000 fc5c 	bl	8002e50 <_init>
 8002598:	2600      	movs	r6, #0
 800259a:	4d0a      	ldr	r5, [pc, #40]	; (80025c4 <__libc_init_array+0x40>)
 800259c:	4c0a      	ldr	r4, [pc, #40]	; (80025c8 <__libc_init_array+0x44>)
 800259e:	1b64      	subs	r4, r4, r5
 80025a0:	10a4      	asrs	r4, r4, #2
 80025a2:	42a6      	cmp	r6, r4
 80025a4:	d105      	bne.n	80025b2 <__libc_init_array+0x2e>
 80025a6:	bd70      	pop	{r4, r5, r6, pc}
 80025a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80025ac:	4798      	blx	r3
 80025ae:	3601      	adds	r6, #1
 80025b0:	e7ee      	b.n	8002590 <__libc_init_array+0xc>
 80025b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80025b6:	4798      	blx	r3
 80025b8:	3601      	adds	r6, #1
 80025ba:	e7f2      	b.n	80025a2 <__libc_init_array+0x1e>
 80025bc:	08002ed4 	.word	0x08002ed4
 80025c0:	08002ed4 	.word	0x08002ed4
 80025c4:	08002ed4 	.word	0x08002ed4
 80025c8:	08002ed8 	.word	0x08002ed8

080025cc <memset>:
 80025cc:	4603      	mov	r3, r0
 80025ce:	4402      	add	r2, r0
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d100      	bne.n	80025d6 <memset+0xa>
 80025d4:	4770      	bx	lr
 80025d6:	f803 1b01 	strb.w	r1, [r3], #1
 80025da:	e7f9      	b.n	80025d0 <memset+0x4>

080025dc <siprintf>:
 80025dc:	b40e      	push	{r1, r2, r3}
 80025de:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80025e2:	b500      	push	{lr}
 80025e4:	b09c      	sub	sp, #112	; 0x70
 80025e6:	ab1d      	add	r3, sp, #116	; 0x74
 80025e8:	9002      	str	r0, [sp, #8]
 80025ea:	9006      	str	r0, [sp, #24]
 80025ec:	9107      	str	r1, [sp, #28]
 80025ee:	9104      	str	r1, [sp, #16]
 80025f0:	4808      	ldr	r0, [pc, #32]	; (8002614 <siprintf+0x38>)
 80025f2:	4909      	ldr	r1, [pc, #36]	; (8002618 <siprintf+0x3c>)
 80025f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80025f8:	9105      	str	r1, [sp, #20]
 80025fa:	6800      	ldr	r0, [r0, #0]
 80025fc:	a902      	add	r1, sp, #8
 80025fe:	9301      	str	r3, [sp, #4]
 8002600:	f000 f868 	bl	80026d4 <_svfiprintf_r>
 8002604:	2200      	movs	r2, #0
 8002606:	9b02      	ldr	r3, [sp, #8]
 8002608:	701a      	strb	r2, [r3, #0]
 800260a:	b01c      	add	sp, #112	; 0x70
 800260c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002610:	b003      	add	sp, #12
 8002612:	4770      	bx	lr
 8002614:	2000000c 	.word	0x2000000c
 8002618:	ffff0208 	.word	0xffff0208

0800261c <__ssputs_r>:
 800261c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002620:	688e      	ldr	r6, [r1, #8]
 8002622:	4682      	mov	sl, r0
 8002624:	429e      	cmp	r6, r3
 8002626:	460c      	mov	r4, r1
 8002628:	4690      	mov	r8, r2
 800262a:	461f      	mov	r7, r3
 800262c:	d838      	bhi.n	80026a0 <__ssputs_r+0x84>
 800262e:	898a      	ldrh	r2, [r1, #12]
 8002630:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002634:	d032      	beq.n	800269c <__ssputs_r+0x80>
 8002636:	6825      	ldr	r5, [r4, #0]
 8002638:	6909      	ldr	r1, [r1, #16]
 800263a:	3301      	adds	r3, #1
 800263c:	eba5 0901 	sub.w	r9, r5, r1
 8002640:	6965      	ldr	r5, [r4, #20]
 8002642:	444b      	add	r3, r9
 8002644:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002648:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800264c:	106d      	asrs	r5, r5, #1
 800264e:	429d      	cmp	r5, r3
 8002650:	bf38      	it	cc
 8002652:	461d      	movcc	r5, r3
 8002654:	0553      	lsls	r3, r2, #21
 8002656:	d531      	bpl.n	80026bc <__ssputs_r+0xa0>
 8002658:	4629      	mov	r1, r5
 800265a:	f000 fb53 	bl	8002d04 <_malloc_r>
 800265e:	4606      	mov	r6, r0
 8002660:	b950      	cbnz	r0, 8002678 <__ssputs_r+0x5c>
 8002662:	230c      	movs	r3, #12
 8002664:	f04f 30ff 	mov.w	r0, #4294967295
 8002668:	f8ca 3000 	str.w	r3, [sl]
 800266c:	89a3      	ldrh	r3, [r4, #12]
 800266e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002672:	81a3      	strh	r3, [r4, #12]
 8002674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002678:	464a      	mov	r2, r9
 800267a:	6921      	ldr	r1, [r4, #16]
 800267c:	f000 face 	bl	8002c1c <memcpy>
 8002680:	89a3      	ldrh	r3, [r4, #12]
 8002682:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002686:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800268a:	81a3      	strh	r3, [r4, #12]
 800268c:	6126      	str	r6, [r4, #16]
 800268e:	444e      	add	r6, r9
 8002690:	6026      	str	r6, [r4, #0]
 8002692:	463e      	mov	r6, r7
 8002694:	6165      	str	r5, [r4, #20]
 8002696:	eba5 0509 	sub.w	r5, r5, r9
 800269a:	60a5      	str	r5, [r4, #8]
 800269c:	42be      	cmp	r6, r7
 800269e:	d900      	bls.n	80026a2 <__ssputs_r+0x86>
 80026a0:	463e      	mov	r6, r7
 80026a2:	4632      	mov	r2, r6
 80026a4:	4641      	mov	r1, r8
 80026a6:	6820      	ldr	r0, [r4, #0]
 80026a8:	f000 fac6 	bl	8002c38 <memmove>
 80026ac:	68a3      	ldr	r3, [r4, #8]
 80026ae:	6822      	ldr	r2, [r4, #0]
 80026b0:	1b9b      	subs	r3, r3, r6
 80026b2:	4432      	add	r2, r6
 80026b4:	2000      	movs	r0, #0
 80026b6:	60a3      	str	r3, [r4, #8]
 80026b8:	6022      	str	r2, [r4, #0]
 80026ba:	e7db      	b.n	8002674 <__ssputs_r+0x58>
 80026bc:	462a      	mov	r2, r5
 80026be:	f000 fb7b 	bl	8002db8 <_realloc_r>
 80026c2:	4606      	mov	r6, r0
 80026c4:	2800      	cmp	r0, #0
 80026c6:	d1e1      	bne.n	800268c <__ssputs_r+0x70>
 80026c8:	4650      	mov	r0, sl
 80026ca:	6921      	ldr	r1, [r4, #16]
 80026cc:	f000 face 	bl	8002c6c <_free_r>
 80026d0:	e7c7      	b.n	8002662 <__ssputs_r+0x46>
	...

080026d4 <_svfiprintf_r>:
 80026d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026d8:	4698      	mov	r8, r3
 80026da:	898b      	ldrh	r3, [r1, #12]
 80026dc:	4607      	mov	r7, r0
 80026de:	061b      	lsls	r3, r3, #24
 80026e0:	460d      	mov	r5, r1
 80026e2:	4614      	mov	r4, r2
 80026e4:	b09d      	sub	sp, #116	; 0x74
 80026e6:	d50e      	bpl.n	8002706 <_svfiprintf_r+0x32>
 80026e8:	690b      	ldr	r3, [r1, #16]
 80026ea:	b963      	cbnz	r3, 8002706 <_svfiprintf_r+0x32>
 80026ec:	2140      	movs	r1, #64	; 0x40
 80026ee:	f000 fb09 	bl	8002d04 <_malloc_r>
 80026f2:	6028      	str	r0, [r5, #0]
 80026f4:	6128      	str	r0, [r5, #16]
 80026f6:	b920      	cbnz	r0, 8002702 <_svfiprintf_r+0x2e>
 80026f8:	230c      	movs	r3, #12
 80026fa:	603b      	str	r3, [r7, #0]
 80026fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002700:	e0d1      	b.n	80028a6 <_svfiprintf_r+0x1d2>
 8002702:	2340      	movs	r3, #64	; 0x40
 8002704:	616b      	str	r3, [r5, #20]
 8002706:	2300      	movs	r3, #0
 8002708:	9309      	str	r3, [sp, #36]	; 0x24
 800270a:	2320      	movs	r3, #32
 800270c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002710:	2330      	movs	r3, #48	; 0x30
 8002712:	f04f 0901 	mov.w	r9, #1
 8002716:	f8cd 800c 	str.w	r8, [sp, #12]
 800271a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80028c0 <_svfiprintf_r+0x1ec>
 800271e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002722:	4623      	mov	r3, r4
 8002724:	469a      	mov	sl, r3
 8002726:	f813 2b01 	ldrb.w	r2, [r3], #1
 800272a:	b10a      	cbz	r2, 8002730 <_svfiprintf_r+0x5c>
 800272c:	2a25      	cmp	r2, #37	; 0x25
 800272e:	d1f9      	bne.n	8002724 <_svfiprintf_r+0x50>
 8002730:	ebba 0b04 	subs.w	fp, sl, r4
 8002734:	d00b      	beq.n	800274e <_svfiprintf_r+0x7a>
 8002736:	465b      	mov	r3, fp
 8002738:	4622      	mov	r2, r4
 800273a:	4629      	mov	r1, r5
 800273c:	4638      	mov	r0, r7
 800273e:	f7ff ff6d 	bl	800261c <__ssputs_r>
 8002742:	3001      	adds	r0, #1
 8002744:	f000 80aa 	beq.w	800289c <_svfiprintf_r+0x1c8>
 8002748:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800274a:	445a      	add	r2, fp
 800274c:	9209      	str	r2, [sp, #36]	; 0x24
 800274e:	f89a 3000 	ldrb.w	r3, [sl]
 8002752:	2b00      	cmp	r3, #0
 8002754:	f000 80a2 	beq.w	800289c <_svfiprintf_r+0x1c8>
 8002758:	2300      	movs	r3, #0
 800275a:	f04f 32ff 	mov.w	r2, #4294967295
 800275e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002762:	f10a 0a01 	add.w	sl, sl, #1
 8002766:	9304      	str	r3, [sp, #16]
 8002768:	9307      	str	r3, [sp, #28]
 800276a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800276e:	931a      	str	r3, [sp, #104]	; 0x68
 8002770:	4654      	mov	r4, sl
 8002772:	2205      	movs	r2, #5
 8002774:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002778:	4851      	ldr	r0, [pc, #324]	; (80028c0 <_svfiprintf_r+0x1ec>)
 800277a:	f000 fa41 	bl	8002c00 <memchr>
 800277e:	9a04      	ldr	r2, [sp, #16]
 8002780:	b9d8      	cbnz	r0, 80027ba <_svfiprintf_r+0xe6>
 8002782:	06d0      	lsls	r0, r2, #27
 8002784:	bf44      	itt	mi
 8002786:	2320      	movmi	r3, #32
 8002788:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800278c:	0711      	lsls	r1, r2, #28
 800278e:	bf44      	itt	mi
 8002790:	232b      	movmi	r3, #43	; 0x2b
 8002792:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002796:	f89a 3000 	ldrb.w	r3, [sl]
 800279a:	2b2a      	cmp	r3, #42	; 0x2a
 800279c:	d015      	beq.n	80027ca <_svfiprintf_r+0xf6>
 800279e:	4654      	mov	r4, sl
 80027a0:	2000      	movs	r0, #0
 80027a2:	f04f 0c0a 	mov.w	ip, #10
 80027a6:	9a07      	ldr	r2, [sp, #28]
 80027a8:	4621      	mov	r1, r4
 80027aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80027ae:	3b30      	subs	r3, #48	; 0x30
 80027b0:	2b09      	cmp	r3, #9
 80027b2:	d94e      	bls.n	8002852 <_svfiprintf_r+0x17e>
 80027b4:	b1b0      	cbz	r0, 80027e4 <_svfiprintf_r+0x110>
 80027b6:	9207      	str	r2, [sp, #28]
 80027b8:	e014      	b.n	80027e4 <_svfiprintf_r+0x110>
 80027ba:	eba0 0308 	sub.w	r3, r0, r8
 80027be:	fa09 f303 	lsl.w	r3, r9, r3
 80027c2:	4313      	orrs	r3, r2
 80027c4:	46a2      	mov	sl, r4
 80027c6:	9304      	str	r3, [sp, #16]
 80027c8:	e7d2      	b.n	8002770 <_svfiprintf_r+0x9c>
 80027ca:	9b03      	ldr	r3, [sp, #12]
 80027cc:	1d19      	adds	r1, r3, #4
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	9103      	str	r1, [sp, #12]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	bfbb      	ittet	lt
 80027d6:	425b      	neglt	r3, r3
 80027d8:	f042 0202 	orrlt.w	r2, r2, #2
 80027dc:	9307      	strge	r3, [sp, #28]
 80027de:	9307      	strlt	r3, [sp, #28]
 80027e0:	bfb8      	it	lt
 80027e2:	9204      	strlt	r2, [sp, #16]
 80027e4:	7823      	ldrb	r3, [r4, #0]
 80027e6:	2b2e      	cmp	r3, #46	; 0x2e
 80027e8:	d10c      	bne.n	8002804 <_svfiprintf_r+0x130>
 80027ea:	7863      	ldrb	r3, [r4, #1]
 80027ec:	2b2a      	cmp	r3, #42	; 0x2a
 80027ee:	d135      	bne.n	800285c <_svfiprintf_r+0x188>
 80027f0:	9b03      	ldr	r3, [sp, #12]
 80027f2:	3402      	adds	r4, #2
 80027f4:	1d1a      	adds	r2, r3, #4
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	9203      	str	r2, [sp, #12]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	bfb8      	it	lt
 80027fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8002802:	9305      	str	r3, [sp, #20]
 8002804:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80028d0 <_svfiprintf_r+0x1fc>
 8002808:	2203      	movs	r2, #3
 800280a:	4650      	mov	r0, sl
 800280c:	7821      	ldrb	r1, [r4, #0]
 800280e:	f000 f9f7 	bl	8002c00 <memchr>
 8002812:	b140      	cbz	r0, 8002826 <_svfiprintf_r+0x152>
 8002814:	2340      	movs	r3, #64	; 0x40
 8002816:	eba0 000a 	sub.w	r0, r0, sl
 800281a:	fa03 f000 	lsl.w	r0, r3, r0
 800281e:	9b04      	ldr	r3, [sp, #16]
 8002820:	3401      	adds	r4, #1
 8002822:	4303      	orrs	r3, r0
 8002824:	9304      	str	r3, [sp, #16]
 8002826:	f814 1b01 	ldrb.w	r1, [r4], #1
 800282a:	2206      	movs	r2, #6
 800282c:	4825      	ldr	r0, [pc, #148]	; (80028c4 <_svfiprintf_r+0x1f0>)
 800282e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002832:	f000 f9e5 	bl	8002c00 <memchr>
 8002836:	2800      	cmp	r0, #0
 8002838:	d038      	beq.n	80028ac <_svfiprintf_r+0x1d8>
 800283a:	4b23      	ldr	r3, [pc, #140]	; (80028c8 <_svfiprintf_r+0x1f4>)
 800283c:	bb1b      	cbnz	r3, 8002886 <_svfiprintf_r+0x1b2>
 800283e:	9b03      	ldr	r3, [sp, #12]
 8002840:	3307      	adds	r3, #7
 8002842:	f023 0307 	bic.w	r3, r3, #7
 8002846:	3308      	adds	r3, #8
 8002848:	9303      	str	r3, [sp, #12]
 800284a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800284c:	4433      	add	r3, r6
 800284e:	9309      	str	r3, [sp, #36]	; 0x24
 8002850:	e767      	b.n	8002722 <_svfiprintf_r+0x4e>
 8002852:	460c      	mov	r4, r1
 8002854:	2001      	movs	r0, #1
 8002856:	fb0c 3202 	mla	r2, ip, r2, r3
 800285a:	e7a5      	b.n	80027a8 <_svfiprintf_r+0xd4>
 800285c:	2300      	movs	r3, #0
 800285e:	f04f 0c0a 	mov.w	ip, #10
 8002862:	4619      	mov	r1, r3
 8002864:	3401      	adds	r4, #1
 8002866:	9305      	str	r3, [sp, #20]
 8002868:	4620      	mov	r0, r4
 800286a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800286e:	3a30      	subs	r2, #48	; 0x30
 8002870:	2a09      	cmp	r2, #9
 8002872:	d903      	bls.n	800287c <_svfiprintf_r+0x1a8>
 8002874:	2b00      	cmp	r3, #0
 8002876:	d0c5      	beq.n	8002804 <_svfiprintf_r+0x130>
 8002878:	9105      	str	r1, [sp, #20]
 800287a:	e7c3      	b.n	8002804 <_svfiprintf_r+0x130>
 800287c:	4604      	mov	r4, r0
 800287e:	2301      	movs	r3, #1
 8002880:	fb0c 2101 	mla	r1, ip, r1, r2
 8002884:	e7f0      	b.n	8002868 <_svfiprintf_r+0x194>
 8002886:	ab03      	add	r3, sp, #12
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	462a      	mov	r2, r5
 800288c:	4638      	mov	r0, r7
 800288e:	4b0f      	ldr	r3, [pc, #60]	; (80028cc <_svfiprintf_r+0x1f8>)
 8002890:	a904      	add	r1, sp, #16
 8002892:	f3af 8000 	nop.w
 8002896:	1c42      	adds	r2, r0, #1
 8002898:	4606      	mov	r6, r0
 800289a:	d1d6      	bne.n	800284a <_svfiprintf_r+0x176>
 800289c:	89ab      	ldrh	r3, [r5, #12]
 800289e:	065b      	lsls	r3, r3, #25
 80028a0:	f53f af2c 	bmi.w	80026fc <_svfiprintf_r+0x28>
 80028a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80028a6:	b01d      	add	sp, #116	; 0x74
 80028a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028ac:	ab03      	add	r3, sp, #12
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	462a      	mov	r2, r5
 80028b2:	4638      	mov	r0, r7
 80028b4:	4b05      	ldr	r3, [pc, #20]	; (80028cc <_svfiprintf_r+0x1f8>)
 80028b6:	a904      	add	r1, sp, #16
 80028b8:	f000 f87c 	bl	80029b4 <_printf_i>
 80028bc:	e7eb      	b.n	8002896 <_svfiprintf_r+0x1c2>
 80028be:	bf00      	nop
 80028c0:	08002ea0 	.word	0x08002ea0
 80028c4:	08002eaa 	.word	0x08002eaa
 80028c8:	00000000 	.word	0x00000000
 80028cc:	0800261d 	.word	0x0800261d
 80028d0:	08002ea6 	.word	0x08002ea6

080028d4 <_printf_common>:
 80028d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028d8:	4616      	mov	r6, r2
 80028da:	4699      	mov	r9, r3
 80028dc:	688a      	ldr	r2, [r1, #8]
 80028de:	690b      	ldr	r3, [r1, #16]
 80028e0:	4607      	mov	r7, r0
 80028e2:	4293      	cmp	r3, r2
 80028e4:	bfb8      	it	lt
 80028e6:	4613      	movlt	r3, r2
 80028e8:	6033      	str	r3, [r6, #0]
 80028ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80028ee:	460c      	mov	r4, r1
 80028f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80028f4:	b10a      	cbz	r2, 80028fa <_printf_common+0x26>
 80028f6:	3301      	adds	r3, #1
 80028f8:	6033      	str	r3, [r6, #0]
 80028fa:	6823      	ldr	r3, [r4, #0]
 80028fc:	0699      	lsls	r1, r3, #26
 80028fe:	bf42      	ittt	mi
 8002900:	6833      	ldrmi	r3, [r6, #0]
 8002902:	3302      	addmi	r3, #2
 8002904:	6033      	strmi	r3, [r6, #0]
 8002906:	6825      	ldr	r5, [r4, #0]
 8002908:	f015 0506 	ands.w	r5, r5, #6
 800290c:	d106      	bne.n	800291c <_printf_common+0x48>
 800290e:	f104 0a19 	add.w	sl, r4, #25
 8002912:	68e3      	ldr	r3, [r4, #12]
 8002914:	6832      	ldr	r2, [r6, #0]
 8002916:	1a9b      	subs	r3, r3, r2
 8002918:	42ab      	cmp	r3, r5
 800291a:	dc28      	bgt.n	800296e <_printf_common+0x9a>
 800291c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002920:	1e13      	subs	r3, r2, #0
 8002922:	6822      	ldr	r2, [r4, #0]
 8002924:	bf18      	it	ne
 8002926:	2301      	movne	r3, #1
 8002928:	0692      	lsls	r2, r2, #26
 800292a:	d42d      	bmi.n	8002988 <_printf_common+0xb4>
 800292c:	4649      	mov	r1, r9
 800292e:	4638      	mov	r0, r7
 8002930:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002934:	47c0      	blx	r8
 8002936:	3001      	adds	r0, #1
 8002938:	d020      	beq.n	800297c <_printf_common+0xa8>
 800293a:	6823      	ldr	r3, [r4, #0]
 800293c:	68e5      	ldr	r5, [r4, #12]
 800293e:	f003 0306 	and.w	r3, r3, #6
 8002942:	2b04      	cmp	r3, #4
 8002944:	bf18      	it	ne
 8002946:	2500      	movne	r5, #0
 8002948:	6832      	ldr	r2, [r6, #0]
 800294a:	f04f 0600 	mov.w	r6, #0
 800294e:	68a3      	ldr	r3, [r4, #8]
 8002950:	bf08      	it	eq
 8002952:	1aad      	subeq	r5, r5, r2
 8002954:	6922      	ldr	r2, [r4, #16]
 8002956:	bf08      	it	eq
 8002958:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800295c:	4293      	cmp	r3, r2
 800295e:	bfc4      	itt	gt
 8002960:	1a9b      	subgt	r3, r3, r2
 8002962:	18ed      	addgt	r5, r5, r3
 8002964:	341a      	adds	r4, #26
 8002966:	42b5      	cmp	r5, r6
 8002968:	d11a      	bne.n	80029a0 <_printf_common+0xcc>
 800296a:	2000      	movs	r0, #0
 800296c:	e008      	b.n	8002980 <_printf_common+0xac>
 800296e:	2301      	movs	r3, #1
 8002970:	4652      	mov	r2, sl
 8002972:	4649      	mov	r1, r9
 8002974:	4638      	mov	r0, r7
 8002976:	47c0      	blx	r8
 8002978:	3001      	adds	r0, #1
 800297a:	d103      	bne.n	8002984 <_printf_common+0xb0>
 800297c:	f04f 30ff 	mov.w	r0, #4294967295
 8002980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002984:	3501      	adds	r5, #1
 8002986:	e7c4      	b.n	8002912 <_printf_common+0x3e>
 8002988:	2030      	movs	r0, #48	; 0x30
 800298a:	18e1      	adds	r1, r4, r3
 800298c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002990:	1c5a      	adds	r2, r3, #1
 8002992:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002996:	4422      	add	r2, r4
 8002998:	3302      	adds	r3, #2
 800299a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800299e:	e7c5      	b.n	800292c <_printf_common+0x58>
 80029a0:	2301      	movs	r3, #1
 80029a2:	4622      	mov	r2, r4
 80029a4:	4649      	mov	r1, r9
 80029a6:	4638      	mov	r0, r7
 80029a8:	47c0      	blx	r8
 80029aa:	3001      	adds	r0, #1
 80029ac:	d0e6      	beq.n	800297c <_printf_common+0xa8>
 80029ae:	3601      	adds	r6, #1
 80029b0:	e7d9      	b.n	8002966 <_printf_common+0x92>
	...

080029b4 <_printf_i>:
 80029b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80029b8:	460c      	mov	r4, r1
 80029ba:	7e27      	ldrb	r7, [r4, #24]
 80029bc:	4691      	mov	r9, r2
 80029be:	2f78      	cmp	r7, #120	; 0x78
 80029c0:	4680      	mov	r8, r0
 80029c2:	469a      	mov	sl, r3
 80029c4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80029c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80029ca:	d807      	bhi.n	80029dc <_printf_i+0x28>
 80029cc:	2f62      	cmp	r7, #98	; 0x62
 80029ce:	d80a      	bhi.n	80029e6 <_printf_i+0x32>
 80029d0:	2f00      	cmp	r7, #0
 80029d2:	f000 80d9 	beq.w	8002b88 <_printf_i+0x1d4>
 80029d6:	2f58      	cmp	r7, #88	; 0x58
 80029d8:	f000 80a4 	beq.w	8002b24 <_printf_i+0x170>
 80029dc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80029e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80029e4:	e03a      	b.n	8002a5c <_printf_i+0xa8>
 80029e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80029ea:	2b15      	cmp	r3, #21
 80029ec:	d8f6      	bhi.n	80029dc <_printf_i+0x28>
 80029ee:	a001      	add	r0, pc, #4	; (adr r0, 80029f4 <_printf_i+0x40>)
 80029f0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80029f4:	08002a4d 	.word	0x08002a4d
 80029f8:	08002a61 	.word	0x08002a61
 80029fc:	080029dd 	.word	0x080029dd
 8002a00:	080029dd 	.word	0x080029dd
 8002a04:	080029dd 	.word	0x080029dd
 8002a08:	080029dd 	.word	0x080029dd
 8002a0c:	08002a61 	.word	0x08002a61
 8002a10:	080029dd 	.word	0x080029dd
 8002a14:	080029dd 	.word	0x080029dd
 8002a18:	080029dd 	.word	0x080029dd
 8002a1c:	080029dd 	.word	0x080029dd
 8002a20:	08002b6f 	.word	0x08002b6f
 8002a24:	08002a91 	.word	0x08002a91
 8002a28:	08002b51 	.word	0x08002b51
 8002a2c:	080029dd 	.word	0x080029dd
 8002a30:	080029dd 	.word	0x080029dd
 8002a34:	08002b91 	.word	0x08002b91
 8002a38:	080029dd 	.word	0x080029dd
 8002a3c:	08002a91 	.word	0x08002a91
 8002a40:	080029dd 	.word	0x080029dd
 8002a44:	080029dd 	.word	0x080029dd
 8002a48:	08002b59 	.word	0x08002b59
 8002a4c:	680b      	ldr	r3, [r1, #0]
 8002a4e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002a52:	1d1a      	adds	r2, r3, #4
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	600a      	str	r2, [r1, #0]
 8002a58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e0a4      	b.n	8002baa <_printf_i+0x1f6>
 8002a60:	6825      	ldr	r5, [r4, #0]
 8002a62:	6808      	ldr	r0, [r1, #0]
 8002a64:	062e      	lsls	r6, r5, #24
 8002a66:	f100 0304 	add.w	r3, r0, #4
 8002a6a:	d50a      	bpl.n	8002a82 <_printf_i+0xce>
 8002a6c:	6805      	ldr	r5, [r0, #0]
 8002a6e:	600b      	str	r3, [r1, #0]
 8002a70:	2d00      	cmp	r5, #0
 8002a72:	da03      	bge.n	8002a7c <_printf_i+0xc8>
 8002a74:	232d      	movs	r3, #45	; 0x2d
 8002a76:	426d      	negs	r5, r5
 8002a78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a7c:	230a      	movs	r3, #10
 8002a7e:	485e      	ldr	r0, [pc, #376]	; (8002bf8 <_printf_i+0x244>)
 8002a80:	e019      	b.n	8002ab6 <_printf_i+0x102>
 8002a82:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002a86:	6805      	ldr	r5, [r0, #0]
 8002a88:	600b      	str	r3, [r1, #0]
 8002a8a:	bf18      	it	ne
 8002a8c:	b22d      	sxthne	r5, r5
 8002a8e:	e7ef      	b.n	8002a70 <_printf_i+0xbc>
 8002a90:	680b      	ldr	r3, [r1, #0]
 8002a92:	6825      	ldr	r5, [r4, #0]
 8002a94:	1d18      	adds	r0, r3, #4
 8002a96:	6008      	str	r0, [r1, #0]
 8002a98:	0628      	lsls	r0, r5, #24
 8002a9a:	d501      	bpl.n	8002aa0 <_printf_i+0xec>
 8002a9c:	681d      	ldr	r5, [r3, #0]
 8002a9e:	e002      	b.n	8002aa6 <_printf_i+0xf2>
 8002aa0:	0669      	lsls	r1, r5, #25
 8002aa2:	d5fb      	bpl.n	8002a9c <_printf_i+0xe8>
 8002aa4:	881d      	ldrh	r5, [r3, #0]
 8002aa6:	2f6f      	cmp	r7, #111	; 0x6f
 8002aa8:	bf0c      	ite	eq
 8002aaa:	2308      	moveq	r3, #8
 8002aac:	230a      	movne	r3, #10
 8002aae:	4852      	ldr	r0, [pc, #328]	; (8002bf8 <_printf_i+0x244>)
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002ab6:	6866      	ldr	r6, [r4, #4]
 8002ab8:	2e00      	cmp	r6, #0
 8002aba:	bfa8      	it	ge
 8002abc:	6821      	ldrge	r1, [r4, #0]
 8002abe:	60a6      	str	r6, [r4, #8]
 8002ac0:	bfa4      	itt	ge
 8002ac2:	f021 0104 	bicge.w	r1, r1, #4
 8002ac6:	6021      	strge	r1, [r4, #0]
 8002ac8:	b90d      	cbnz	r5, 8002ace <_printf_i+0x11a>
 8002aca:	2e00      	cmp	r6, #0
 8002acc:	d04d      	beq.n	8002b6a <_printf_i+0x1b6>
 8002ace:	4616      	mov	r6, r2
 8002ad0:	fbb5 f1f3 	udiv	r1, r5, r3
 8002ad4:	fb03 5711 	mls	r7, r3, r1, r5
 8002ad8:	5dc7      	ldrb	r7, [r0, r7]
 8002ada:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002ade:	462f      	mov	r7, r5
 8002ae0:	42bb      	cmp	r3, r7
 8002ae2:	460d      	mov	r5, r1
 8002ae4:	d9f4      	bls.n	8002ad0 <_printf_i+0x11c>
 8002ae6:	2b08      	cmp	r3, #8
 8002ae8:	d10b      	bne.n	8002b02 <_printf_i+0x14e>
 8002aea:	6823      	ldr	r3, [r4, #0]
 8002aec:	07df      	lsls	r7, r3, #31
 8002aee:	d508      	bpl.n	8002b02 <_printf_i+0x14e>
 8002af0:	6923      	ldr	r3, [r4, #16]
 8002af2:	6861      	ldr	r1, [r4, #4]
 8002af4:	4299      	cmp	r1, r3
 8002af6:	bfde      	ittt	le
 8002af8:	2330      	movle	r3, #48	; 0x30
 8002afa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002afe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002b02:	1b92      	subs	r2, r2, r6
 8002b04:	6122      	str	r2, [r4, #16]
 8002b06:	464b      	mov	r3, r9
 8002b08:	4621      	mov	r1, r4
 8002b0a:	4640      	mov	r0, r8
 8002b0c:	f8cd a000 	str.w	sl, [sp]
 8002b10:	aa03      	add	r2, sp, #12
 8002b12:	f7ff fedf 	bl	80028d4 <_printf_common>
 8002b16:	3001      	adds	r0, #1
 8002b18:	d14c      	bne.n	8002bb4 <_printf_i+0x200>
 8002b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8002b1e:	b004      	add	sp, #16
 8002b20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b24:	4834      	ldr	r0, [pc, #208]	; (8002bf8 <_printf_i+0x244>)
 8002b26:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002b2a:	680e      	ldr	r6, [r1, #0]
 8002b2c:	6823      	ldr	r3, [r4, #0]
 8002b2e:	f856 5b04 	ldr.w	r5, [r6], #4
 8002b32:	061f      	lsls	r7, r3, #24
 8002b34:	600e      	str	r6, [r1, #0]
 8002b36:	d514      	bpl.n	8002b62 <_printf_i+0x1ae>
 8002b38:	07d9      	lsls	r1, r3, #31
 8002b3a:	bf44      	itt	mi
 8002b3c:	f043 0320 	orrmi.w	r3, r3, #32
 8002b40:	6023      	strmi	r3, [r4, #0]
 8002b42:	b91d      	cbnz	r5, 8002b4c <_printf_i+0x198>
 8002b44:	6823      	ldr	r3, [r4, #0]
 8002b46:	f023 0320 	bic.w	r3, r3, #32
 8002b4a:	6023      	str	r3, [r4, #0]
 8002b4c:	2310      	movs	r3, #16
 8002b4e:	e7af      	b.n	8002ab0 <_printf_i+0xfc>
 8002b50:	6823      	ldr	r3, [r4, #0]
 8002b52:	f043 0320 	orr.w	r3, r3, #32
 8002b56:	6023      	str	r3, [r4, #0]
 8002b58:	2378      	movs	r3, #120	; 0x78
 8002b5a:	4828      	ldr	r0, [pc, #160]	; (8002bfc <_printf_i+0x248>)
 8002b5c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002b60:	e7e3      	b.n	8002b2a <_printf_i+0x176>
 8002b62:	065e      	lsls	r6, r3, #25
 8002b64:	bf48      	it	mi
 8002b66:	b2ad      	uxthmi	r5, r5
 8002b68:	e7e6      	b.n	8002b38 <_printf_i+0x184>
 8002b6a:	4616      	mov	r6, r2
 8002b6c:	e7bb      	b.n	8002ae6 <_printf_i+0x132>
 8002b6e:	680b      	ldr	r3, [r1, #0]
 8002b70:	6826      	ldr	r6, [r4, #0]
 8002b72:	1d1d      	adds	r5, r3, #4
 8002b74:	6960      	ldr	r0, [r4, #20]
 8002b76:	600d      	str	r5, [r1, #0]
 8002b78:	0635      	lsls	r5, r6, #24
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	d501      	bpl.n	8002b82 <_printf_i+0x1ce>
 8002b7e:	6018      	str	r0, [r3, #0]
 8002b80:	e002      	b.n	8002b88 <_printf_i+0x1d4>
 8002b82:	0671      	lsls	r1, r6, #25
 8002b84:	d5fb      	bpl.n	8002b7e <_printf_i+0x1ca>
 8002b86:	8018      	strh	r0, [r3, #0]
 8002b88:	2300      	movs	r3, #0
 8002b8a:	4616      	mov	r6, r2
 8002b8c:	6123      	str	r3, [r4, #16]
 8002b8e:	e7ba      	b.n	8002b06 <_printf_i+0x152>
 8002b90:	680b      	ldr	r3, [r1, #0]
 8002b92:	1d1a      	adds	r2, r3, #4
 8002b94:	600a      	str	r2, [r1, #0]
 8002b96:	681e      	ldr	r6, [r3, #0]
 8002b98:	2100      	movs	r1, #0
 8002b9a:	4630      	mov	r0, r6
 8002b9c:	6862      	ldr	r2, [r4, #4]
 8002b9e:	f000 f82f 	bl	8002c00 <memchr>
 8002ba2:	b108      	cbz	r0, 8002ba8 <_printf_i+0x1f4>
 8002ba4:	1b80      	subs	r0, r0, r6
 8002ba6:	6060      	str	r0, [r4, #4]
 8002ba8:	6863      	ldr	r3, [r4, #4]
 8002baa:	6123      	str	r3, [r4, #16]
 8002bac:	2300      	movs	r3, #0
 8002bae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002bb2:	e7a8      	b.n	8002b06 <_printf_i+0x152>
 8002bb4:	4632      	mov	r2, r6
 8002bb6:	4649      	mov	r1, r9
 8002bb8:	4640      	mov	r0, r8
 8002bba:	6923      	ldr	r3, [r4, #16]
 8002bbc:	47d0      	blx	sl
 8002bbe:	3001      	adds	r0, #1
 8002bc0:	d0ab      	beq.n	8002b1a <_printf_i+0x166>
 8002bc2:	6823      	ldr	r3, [r4, #0]
 8002bc4:	079b      	lsls	r3, r3, #30
 8002bc6:	d413      	bmi.n	8002bf0 <_printf_i+0x23c>
 8002bc8:	68e0      	ldr	r0, [r4, #12]
 8002bca:	9b03      	ldr	r3, [sp, #12]
 8002bcc:	4298      	cmp	r0, r3
 8002bce:	bfb8      	it	lt
 8002bd0:	4618      	movlt	r0, r3
 8002bd2:	e7a4      	b.n	8002b1e <_printf_i+0x16a>
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	4632      	mov	r2, r6
 8002bd8:	4649      	mov	r1, r9
 8002bda:	4640      	mov	r0, r8
 8002bdc:	47d0      	blx	sl
 8002bde:	3001      	adds	r0, #1
 8002be0:	d09b      	beq.n	8002b1a <_printf_i+0x166>
 8002be2:	3501      	adds	r5, #1
 8002be4:	68e3      	ldr	r3, [r4, #12]
 8002be6:	9903      	ldr	r1, [sp, #12]
 8002be8:	1a5b      	subs	r3, r3, r1
 8002bea:	42ab      	cmp	r3, r5
 8002bec:	dcf2      	bgt.n	8002bd4 <_printf_i+0x220>
 8002bee:	e7eb      	b.n	8002bc8 <_printf_i+0x214>
 8002bf0:	2500      	movs	r5, #0
 8002bf2:	f104 0619 	add.w	r6, r4, #25
 8002bf6:	e7f5      	b.n	8002be4 <_printf_i+0x230>
 8002bf8:	08002eb1 	.word	0x08002eb1
 8002bfc:	08002ec2 	.word	0x08002ec2

08002c00 <memchr>:
 8002c00:	4603      	mov	r3, r0
 8002c02:	b510      	push	{r4, lr}
 8002c04:	b2c9      	uxtb	r1, r1
 8002c06:	4402      	add	r2, r0
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	d101      	bne.n	8002c12 <memchr+0x12>
 8002c0e:	2000      	movs	r0, #0
 8002c10:	e003      	b.n	8002c1a <memchr+0x1a>
 8002c12:	7804      	ldrb	r4, [r0, #0]
 8002c14:	3301      	adds	r3, #1
 8002c16:	428c      	cmp	r4, r1
 8002c18:	d1f6      	bne.n	8002c08 <memchr+0x8>
 8002c1a:	bd10      	pop	{r4, pc}

08002c1c <memcpy>:
 8002c1c:	440a      	add	r2, r1
 8002c1e:	4291      	cmp	r1, r2
 8002c20:	f100 33ff 	add.w	r3, r0, #4294967295
 8002c24:	d100      	bne.n	8002c28 <memcpy+0xc>
 8002c26:	4770      	bx	lr
 8002c28:	b510      	push	{r4, lr}
 8002c2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002c2e:	4291      	cmp	r1, r2
 8002c30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002c34:	d1f9      	bne.n	8002c2a <memcpy+0xe>
 8002c36:	bd10      	pop	{r4, pc}

08002c38 <memmove>:
 8002c38:	4288      	cmp	r0, r1
 8002c3a:	b510      	push	{r4, lr}
 8002c3c:	eb01 0402 	add.w	r4, r1, r2
 8002c40:	d902      	bls.n	8002c48 <memmove+0x10>
 8002c42:	4284      	cmp	r4, r0
 8002c44:	4623      	mov	r3, r4
 8002c46:	d807      	bhi.n	8002c58 <memmove+0x20>
 8002c48:	1e43      	subs	r3, r0, #1
 8002c4a:	42a1      	cmp	r1, r4
 8002c4c:	d008      	beq.n	8002c60 <memmove+0x28>
 8002c4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002c52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002c56:	e7f8      	b.n	8002c4a <memmove+0x12>
 8002c58:	4601      	mov	r1, r0
 8002c5a:	4402      	add	r2, r0
 8002c5c:	428a      	cmp	r2, r1
 8002c5e:	d100      	bne.n	8002c62 <memmove+0x2a>
 8002c60:	bd10      	pop	{r4, pc}
 8002c62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002c66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002c6a:	e7f7      	b.n	8002c5c <memmove+0x24>

08002c6c <_free_r>:
 8002c6c:	b538      	push	{r3, r4, r5, lr}
 8002c6e:	4605      	mov	r5, r0
 8002c70:	2900      	cmp	r1, #0
 8002c72:	d043      	beq.n	8002cfc <_free_r+0x90>
 8002c74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c78:	1f0c      	subs	r4, r1, #4
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	bfb8      	it	lt
 8002c7e:	18e4      	addlt	r4, r4, r3
 8002c80:	f000 f8d0 	bl	8002e24 <__malloc_lock>
 8002c84:	4a1e      	ldr	r2, [pc, #120]	; (8002d00 <_free_r+0x94>)
 8002c86:	6813      	ldr	r3, [r2, #0]
 8002c88:	4610      	mov	r0, r2
 8002c8a:	b933      	cbnz	r3, 8002c9a <_free_r+0x2e>
 8002c8c:	6063      	str	r3, [r4, #4]
 8002c8e:	6014      	str	r4, [r2, #0]
 8002c90:	4628      	mov	r0, r5
 8002c92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c96:	f000 b8cb 	b.w	8002e30 <__malloc_unlock>
 8002c9a:	42a3      	cmp	r3, r4
 8002c9c:	d90a      	bls.n	8002cb4 <_free_r+0x48>
 8002c9e:	6821      	ldr	r1, [r4, #0]
 8002ca0:	1862      	adds	r2, r4, r1
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	bf01      	itttt	eq
 8002ca6:	681a      	ldreq	r2, [r3, #0]
 8002ca8:	685b      	ldreq	r3, [r3, #4]
 8002caa:	1852      	addeq	r2, r2, r1
 8002cac:	6022      	streq	r2, [r4, #0]
 8002cae:	6063      	str	r3, [r4, #4]
 8002cb0:	6004      	str	r4, [r0, #0]
 8002cb2:	e7ed      	b.n	8002c90 <_free_r+0x24>
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	b10b      	cbz	r3, 8002cbe <_free_r+0x52>
 8002cba:	42a3      	cmp	r3, r4
 8002cbc:	d9fa      	bls.n	8002cb4 <_free_r+0x48>
 8002cbe:	6811      	ldr	r1, [r2, #0]
 8002cc0:	1850      	adds	r0, r2, r1
 8002cc2:	42a0      	cmp	r0, r4
 8002cc4:	d10b      	bne.n	8002cde <_free_r+0x72>
 8002cc6:	6820      	ldr	r0, [r4, #0]
 8002cc8:	4401      	add	r1, r0
 8002cca:	1850      	adds	r0, r2, r1
 8002ccc:	4283      	cmp	r3, r0
 8002cce:	6011      	str	r1, [r2, #0]
 8002cd0:	d1de      	bne.n	8002c90 <_free_r+0x24>
 8002cd2:	6818      	ldr	r0, [r3, #0]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	4401      	add	r1, r0
 8002cd8:	6011      	str	r1, [r2, #0]
 8002cda:	6053      	str	r3, [r2, #4]
 8002cdc:	e7d8      	b.n	8002c90 <_free_r+0x24>
 8002cde:	d902      	bls.n	8002ce6 <_free_r+0x7a>
 8002ce0:	230c      	movs	r3, #12
 8002ce2:	602b      	str	r3, [r5, #0]
 8002ce4:	e7d4      	b.n	8002c90 <_free_r+0x24>
 8002ce6:	6820      	ldr	r0, [r4, #0]
 8002ce8:	1821      	adds	r1, r4, r0
 8002cea:	428b      	cmp	r3, r1
 8002cec:	bf01      	itttt	eq
 8002cee:	6819      	ldreq	r1, [r3, #0]
 8002cf0:	685b      	ldreq	r3, [r3, #4]
 8002cf2:	1809      	addeq	r1, r1, r0
 8002cf4:	6021      	streq	r1, [r4, #0]
 8002cf6:	6063      	str	r3, [r4, #4]
 8002cf8:	6054      	str	r4, [r2, #4]
 8002cfa:	e7c9      	b.n	8002c90 <_free_r+0x24>
 8002cfc:	bd38      	pop	{r3, r4, r5, pc}
 8002cfe:	bf00      	nop
 8002d00:	20000090 	.word	0x20000090

08002d04 <_malloc_r>:
 8002d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d06:	1ccd      	adds	r5, r1, #3
 8002d08:	f025 0503 	bic.w	r5, r5, #3
 8002d0c:	3508      	adds	r5, #8
 8002d0e:	2d0c      	cmp	r5, #12
 8002d10:	bf38      	it	cc
 8002d12:	250c      	movcc	r5, #12
 8002d14:	2d00      	cmp	r5, #0
 8002d16:	4606      	mov	r6, r0
 8002d18:	db01      	blt.n	8002d1e <_malloc_r+0x1a>
 8002d1a:	42a9      	cmp	r1, r5
 8002d1c:	d903      	bls.n	8002d26 <_malloc_r+0x22>
 8002d1e:	230c      	movs	r3, #12
 8002d20:	6033      	str	r3, [r6, #0]
 8002d22:	2000      	movs	r0, #0
 8002d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d26:	f000 f87d 	bl	8002e24 <__malloc_lock>
 8002d2a:	4921      	ldr	r1, [pc, #132]	; (8002db0 <_malloc_r+0xac>)
 8002d2c:	680a      	ldr	r2, [r1, #0]
 8002d2e:	4614      	mov	r4, r2
 8002d30:	b99c      	cbnz	r4, 8002d5a <_malloc_r+0x56>
 8002d32:	4f20      	ldr	r7, [pc, #128]	; (8002db4 <_malloc_r+0xb0>)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	b923      	cbnz	r3, 8002d42 <_malloc_r+0x3e>
 8002d38:	4621      	mov	r1, r4
 8002d3a:	4630      	mov	r0, r6
 8002d3c:	f000 f862 	bl	8002e04 <_sbrk_r>
 8002d40:	6038      	str	r0, [r7, #0]
 8002d42:	4629      	mov	r1, r5
 8002d44:	4630      	mov	r0, r6
 8002d46:	f000 f85d 	bl	8002e04 <_sbrk_r>
 8002d4a:	1c43      	adds	r3, r0, #1
 8002d4c:	d123      	bne.n	8002d96 <_malloc_r+0x92>
 8002d4e:	230c      	movs	r3, #12
 8002d50:	4630      	mov	r0, r6
 8002d52:	6033      	str	r3, [r6, #0]
 8002d54:	f000 f86c 	bl	8002e30 <__malloc_unlock>
 8002d58:	e7e3      	b.n	8002d22 <_malloc_r+0x1e>
 8002d5a:	6823      	ldr	r3, [r4, #0]
 8002d5c:	1b5b      	subs	r3, r3, r5
 8002d5e:	d417      	bmi.n	8002d90 <_malloc_r+0x8c>
 8002d60:	2b0b      	cmp	r3, #11
 8002d62:	d903      	bls.n	8002d6c <_malloc_r+0x68>
 8002d64:	6023      	str	r3, [r4, #0]
 8002d66:	441c      	add	r4, r3
 8002d68:	6025      	str	r5, [r4, #0]
 8002d6a:	e004      	b.n	8002d76 <_malloc_r+0x72>
 8002d6c:	6863      	ldr	r3, [r4, #4]
 8002d6e:	42a2      	cmp	r2, r4
 8002d70:	bf0c      	ite	eq
 8002d72:	600b      	streq	r3, [r1, #0]
 8002d74:	6053      	strne	r3, [r2, #4]
 8002d76:	4630      	mov	r0, r6
 8002d78:	f000 f85a 	bl	8002e30 <__malloc_unlock>
 8002d7c:	f104 000b 	add.w	r0, r4, #11
 8002d80:	1d23      	adds	r3, r4, #4
 8002d82:	f020 0007 	bic.w	r0, r0, #7
 8002d86:	1ac2      	subs	r2, r0, r3
 8002d88:	d0cc      	beq.n	8002d24 <_malloc_r+0x20>
 8002d8a:	1a1b      	subs	r3, r3, r0
 8002d8c:	50a3      	str	r3, [r4, r2]
 8002d8e:	e7c9      	b.n	8002d24 <_malloc_r+0x20>
 8002d90:	4622      	mov	r2, r4
 8002d92:	6864      	ldr	r4, [r4, #4]
 8002d94:	e7cc      	b.n	8002d30 <_malloc_r+0x2c>
 8002d96:	1cc4      	adds	r4, r0, #3
 8002d98:	f024 0403 	bic.w	r4, r4, #3
 8002d9c:	42a0      	cmp	r0, r4
 8002d9e:	d0e3      	beq.n	8002d68 <_malloc_r+0x64>
 8002da0:	1a21      	subs	r1, r4, r0
 8002da2:	4630      	mov	r0, r6
 8002da4:	f000 f82e 	bl	8002e04 <_sbrk_r>
 8002da8:	3001      	adds	r0, #1
 8002daa:	d1dd      	bne.n	8002d68 <_malloc_r+0x64>
 8002dac:	e7cf      	b.n	8002d4e <_malloc_r+0x4a>
 8002dae:	bf00      	nop
 8002db0:	20000090 	.word	0x20000090
 8002db4:	20000094 	.word	0x20000094

08002db8 <_realloc_r>:
 8002db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dba:	4607      	mov	r7, r0
 8002dbc:	4614      	mov	r4, r2
 8002dbe:	460e      	mov	r6, r1
 8002dc0:	b921      	cbnz	r1, 8002dcc <_realloc_r+0x14>
 8002dc2:	4611      	mov	r1, r2
 8002dc4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002dc8:	f7ff bf9c 	b.w	8002d04 <_malloc_r>
 8002dcc:	b922      	cbnz	r2, 8002dd8 <_realloc_r+0x20>
 8002dce:	f7ff ff4d 	bl	8002c6c <_free_r>
 8002dd2:	4625      	mov	r5, r4
 8002dd4:	4628      	mov	r0, r5
 8002dd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002dd8:	f000 f830 	bl	8002e3c <_malloc_usable_size_r>
 8002ddc:	42a0      	cmp	r0, r4
 8002dde:	d20f      	bcs.n	8002e00 <_realloc_r+0x48>
 8002de0:	4621      	mov	r1, r4
 8002de2:	4638      	mov	r0, r7
 8002de4:	f7ff ff8e 	bl	8002d04 <_malloc_r>
 8002de8:	4605      	mov	r5, r0
 8002dea:	2800      	cmp	r0, #0
 8002dec:	d0f2      	beq.n	8002dd4 <_realloc_r+0x1c>
 8002dee:	4631      	mov	r1, r6
 8002df0:	4622      	mov	r2, r4
 8002df2:	f7ff ff13 	bl	8002c1c <memcpy>
 8002df6:	4631      	mov	r1, r6
 8002df8:	4638      	mov	r0, r7
 8002dfa:	f7ff ff37 	bl	8002c6c <_free_r>
 8002dfe:	e7e9      	b.n	8002dd4 <_realloc_r+0x1c>
 8002e00:	4635      	mov	r5, r6
 8002e02:	e7e7      	b.n	8002dd4 <_realloc_r+0x1c>

08002e04 <_sbrk_r>:
 8002e04:	b538      	push	{r3, r4, r5, lr}
 8002e06:	2300      	movs	r3, #0
 8002e08:	4d05      	ldr	r5, [pc, #20]	; (8002e20 <_sbrk_r+0x1c>)
 8002e0a:	4604      	mov	r4, r0
 8002e0c:	4608      	mov	r0, r1
 8002e0e:	602b      	str	r3, [r5, #0]
 8002e10:	f7fd fc0a 	bl	8000628 <_sbrk>
 8002e14:	1c43      	adds	r3, r0, #1
 8002e16:	d102      	bne.n	8002e1e <_sbrk_r+0x1a>
 8002e18:	682b      	ldr	r3, [r5, #0]
 8002e1a:	b103      	cbz	r3, 8002e1e <_sbrk_r+0x1a>
 8002e1c:	6023      	str	r3, [r4, #0]
 8002e1e:	bd38      	pop	{r3, r4, r5, pc}
 8002e20:	20000170 	.word	0x20000170

08002e24 <__malloc_lock>:
 8002e24:	4801      	ldr	r0, [pc, #4]	; (8002e2c <__malloc_lock+0x8>)
 8002e26:	f000 b811 	b.w	8002e4c <__retarget_lock_acquire_recursive>
 8002e2a:	bf00      	nop
 8002e2c:	20000178 	.word	0x20000178

08002e30 <__malloc_unlock>:
 8002e30:	4801      	ldr	r0, [pc, #4]	; (8002e38 <__malloc_unlock+0x8>)
 8002e32:	f000 b80c 	b.w	8002e4e <__retarget_lock_release_recursive>
 8002e36:	bf00      	nop
 8002e38:	20000178 	.word	0x20000178

08002e3c <_malloc_usable_size_r>:
 8002e3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e40:	1f18      	subs	r0, r3, #4
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	bfbc      	itt	lt
 8002e46:	580b      	ldrlt	r3, [r1, r0]
 8002e48:	18c0      	addlt	r0, r0, r3
 8002e4a:	4770      	bx	lr

08002e4c <__retarget_lock_acquire_recursive>:
 8002e4c:	4770      	bx	lr

08002e4e <__retarget_lock_release_recursive>:
 8002e4e:	4770      	bx	lr

08002e50 <_init>:
 8002e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e52:	bf00      	nop
 8002e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e56:	bc08      	pop	{r3}
 8002e58:	469e      	mov	lr, r3
 8002e5a:	4770      	bx	lr

08002e5c <_fini>:
 8002e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e5e:	bf00      	nop
 8002e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e62:	bc08      	pop	{r3}
 8002e64:	469e      	mov	lr, r3
 8002e66:	4770      	bx	lr
