{
  "module_name": "acx.h",
  "hash_id": "1e4e9d633f33006bdecb6deca3a1a8d741c5ca3a27bb6c36893a8026e5aa3ccf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ti/wlcore/acx.h",
  "human_readable_source": " \n \n\n#ifndef __ACX_H__\n#define __ACX_H__\n\n#include \"wlcore.h\"\n#include \"cmd.h\"\n\n \n \n#define WL1271_ACX_INTR_WATCHDOG           BIT(0)\n \n#define WL1271_ACX_INTR_INIT_COMPLETE      BIT(1)\n \n#define WL1271_ACX_INTR_EVENT_A            BIT(2)\n \n#define WL1271_ACX_INTR_EVENT_B            BIT(3)\n \n#define WL1271_ACX_INTR_CMD_COMPLETE       BIT(4)\n \n#define WL1271_ACX_INTR_HW_AVAILABLE       BIT(5)\n \n#define WL1271_ACX_INTR_DATA               BIT(6)\n \n#define WL1271_ACX_INTR_TRACE_A            BIT(7)\n \n#define WL1271_ACX_INTR_TRACE_B            BIT(8)\n \n#define WL1271_ACX_SW_INTR_WATCHDOG        BIT(9)\n\n#define WL1271_ACX_INTR_ALL             0xFFFFFFFF\n\n \n#define WLCORE_ALL_INTR_MASK\t\t(WL1271_ACX_INTR_WATCHDOG     | \\\n\t\t\t\t\tWL1271_ACX_INTR_EVENT_A       | \\\n\t\t\t\t\tWL1271_ACX_INTR_EVENT_B       | \\\n\t\t\t\t\tWL1271_ACX_INTR_HW_AVAILABLE  | \\\n\t\t\t\t\tWL1271_ACX_INTR_DATA          | \\\n\t\t\t\t\tWL1271_ACX_SW_INTR_WATCHDOG)\n\n \nstruct acx_header {\n\tstruct wl1271_cmd_header cmd;\n\n\t \n\t__le16 id;\n\n\t \n\t__le16 len;\n} __packed;\n\nstruct acx_error_counter {\n\tstruct acx_header header;\n\n\t \n\t \n\t \n\t__le32 PLCP_error;\n\n\t \n\t \n\t \n\t__le32 FCS_error;\n\n\t \n\t \n\t \n\t__le32 valid_frame;\n\n\t \n\t \n\t__le32 seq_num_miss;\n} __packed;\n\nenum wl12xx_role {\n\tWL1271_ROLE_STA = 0,\n\tWL1271_ROLE_IBSS,\n\tWL1271_ROLE_AP,\n\tWL1271_ROLE_DEVICE,\n\tWL1271_ROLE_P2P_CL,\n\tWL1271_ROLE_P2P_GO,\n\tWL1271_ROLE_MESH_POINT,\n\n\tWL12XX_INVALID_ROLE_TYPE = 0xff\n};\n\nenum wl1271_psm_mode {\n\t \n\tWL1271_PSM_CAM = 0,\n\n\t \n\tWL1271_PSM_PS = 1,\n\n\t \n\tWL1271_PSM_ELP = 2,\n\n\tWL1271_PSM_MAX = WL1271_PSM_ELP,\n\n\t \n\tWL1271_PSM_ILLEGAL = 0xff\n};\n\nstruct acx_sleep_auth {\n\tstruct acx_header header;\n\n\t \n\t \n\t \n\t \n\tu8  sleep_auth;\n\tu8  padding[3];\n} __packed;\n\nenum {\n\tHOSTIF_PCI_MASTER_HOST_INDIRECT,\n\tHOSTIF_PCI_MASTER_HOST_DIRECT,\n\tHOSTIF_SLAVE,\n\tHOSTIF_PKT_RING,\n\tHOSTIF_DONTCARE = 0xFF\n};\n\n#define DEFAULT_UCAST_PRIORITY          0\n#define DEFAULT_RX_Q_PRIORITY           0\n#define DEFAULT_RXQ_PRIORITY            0  \n#define DEFAULT_RXQ_TYPE                0x07     \n#define TRACE_BUFFER_MAX_SIZE           256\n\n#define  DP_RX_PACKET_RING_CHUNK_SIZE 1600\n#define  DP_TX_PACKET_RING_CHUNK_SIZE 1600\n#define  DP_RX_PACKET_RING_CHUNK_NUM 2\n#define  DP_TX_PACKET_RING_CHUNK_NUM 2\n#define  DP_TX_COMPLETE_TIME_OUT 20\n\n#define TX_MSDU_LIFETIME_MIN       0\n#define TX_MSDU_LIFETIME_MAX       3000\n#define TX_MSDU_LIFETIME_DEF       512\n#define RX_MSDU_LIFETIME_MIN       0\n#define RX_MSDU_LIFETIME_MAX       0xFFFFFFFF\n#define RX_MSDU_LIFETIME_DEF       512000\n\nstruct acx_rx_msdu_lifetime {\n\tstruct acx_header header;\n\n\t \n\t__le32 lifetime;\n} __packed;\n\nenum acx_slot_type {\n\tSLOT_TIME_LONG = 0,\n\tSLOT_TIME_SHORT = 1,\n\tDEFAULT_SLOT_TIME = SLOT_TIME_SHORT,\n\tMAX_SLOT_TIMES = 0xFF\n};\n\n#define STATION_WONE_INDEX 0\n\nstruct acx_slot {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 wone_index;  \n\tu8 slot_time;\n\tu8 reserved[5];\n} __packed;\n\n\n#define ACX_MC_ADDRESS_GROUP_MAX\t(8)\n#define ADDRESS_GROUP_MAX_LEN\t        (ETH_ALEN * ACX_MC_ADDRESS_GROUP_MAX)\n\nstruct acx_dot11_grp_addr_tbl {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 enabled;\n\tu8 num_groups;\n\tu8 pad[1];\n\tu8 mac_table[ADDRESS_GROUP_MAX_LEN];\n} __packed;\n\nstruct acx_rx_timeout {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 reserved;\n\t__le16 ps_poll_timeout;\n\t__le16 upsd_timeout;\n\tu8 padding[2];\n} __packed;\n\nstruct acx_rts_threshold {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 reserved;\n\t__le16 threshold;\n} __packed;\n\nstruct acx_beacon_filter_option {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 enable;\n\t \n\tu8 max_num_beacons;\n\tu8 pad[1];\n} __packed;\n\n \n#define\tBEACON_FILTER_TABLE_MAX_IE_NUM\t\t       (32)\n#define BEACON_FILTER_TABLE_MAX_VENDOR_SPECIFIC_IE_NUM (6)\n#define BEACON_FILTER_TABLE_IE_ENTRY_SIZE\t       (2)\n#define BEACON_FILTER_TABLE_EXTRA_VENDOR_SPECIFIC_IE_SIZE (6)\n#define BEACON_FILTER_TABLE_MAX_SIZE ((BEACON_FILTER_TABLE_MAX_IE_NUM * \\\n\t\t\t    BEACON_FILTER_TABLE_IE_ENTRY_SIZE) + \\\n\t\t\t   (BEACON_FILTER_TABLE_MAX_VENDOR_SPECIFIC_IE_NUM * \\\n\t\t\t    BEACON_FILTER_TABLE_EXTRA_VENDOR_SPECIFIC_IE_SIZE))\n\nstruct acx_beacon_filter_ie_table {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 num_ie;\n\tu8 pad[2];\n\tu8 table[BEACON_FILTER_TABLE_MAX_SIZE];\n} __packed;\n\nstruct acx_conn_monit_params {\n       struct acx_header header;\n\n\t   u8 role_id;\n\t   u8 padding[3];\n       __le32 synch_fail_thold;  \n       __le32 bss_lose_timeout;  \n} __packed;\n\nstruct acx_bt_wlan_coex {\n\tstruct acx_header header;\n\n\tu8 enable;\n\tu8 pad[3];\n} __packed;\n\nstruct acx_bt_wlan_coex_param {\n\tstruct acx_header header;\n\n\t__le32 params[WLCORE_CONF_SG_PARAMS_MAX];\n\tu8 param_idx;\n\tu8 padding[3];\n} __packed;\n\nstruct acx_dco_itrim_params {\n\tstruct acx_header header;\n\n\tu8 enable;\n\tu8 padding[3];\n\t__le32 timeout;\n} __packed;\n\nstruct acx_energy_detection {\n\tstruct acx_header header;\n\n\t \n\t__le16 rx_cca_threshold;\n\tu8 tx_energy_detection;\n\tu8 pad;\n} __packed;\n\nstruct acx_beacon_broadcast {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\t \n\tu8 rx_broadcast_in_ps;\n\n\t__le16 beacon_rx_timeout;\n\t__le16 broadcast_timeout;\n\n\t \n\tu8 ps_poll_threshold;\n\tu8 pad[1];\n} __packed;\n\nstruct acx_event_mask {\n\tstruct acx_header header;\n\n\t__le32 event_mask;\n\t__le32 high_event_mask;  \n} __packed;\n\n#define SCAN_PASSIVE\t\tBIT(0)\n#define SCAN_5GHZ_BAND\t\tBIT(1)\n#define SCAN_TRIGGERED\t\tBIT(2)\n#define SCAN_PRIORITY_HIGH\tBIT(3)\n\n \n#define DF_ENCRYPTION_DISABLE      0x01\n#define DF_SNIFF_MODE_ENABLE       0x80\n\nstruct acx_feature_config {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 padding[3];\n\t__le32 options;\n\t__le32 data_flow_options;\n} __packed;\n\nstruct acx_current_tx_power {\n\tstruct acx_header header;\n\n\tu8  role_id;\n\tu8  current_tx_power;\n\tu8  padding[2];\n} __packed;\n\nstruct acx_wake_up_condition {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 wake_up_event;  \n\tu8 listen_interval;\n\tu8 pad[1];\n} __packed;\n\nstruct acx_aid {\n\tstruct acx_header header;\n\n\t \n\tu8 role_id;\n\tu8 reserved;\n\t__le16 aid;\n} __packed;\n\nenum acx_preamble_type {\n\tACX_PREAMBLE_LONG = 0,\n\tACX_PREAMBLE_SHORT = 1\n};\n\nstruct acx_preamble {\n\tstruct acx_header header;\n\n\t \n\tu8 role_id;\n\tu8 preamble;\n\tu8 padding[2];\n} __packed;\n\nenum acx_ctsprotect_type {\n\tCTSPROTECT_DISABLE = 0,\n\tCTSPROTECT_ENABLE = 1\n};\n\nstruct acx_ctsprotect {\n\tstruct acx_header header;\n\tu8 role_id;\n\tu8 ctsprotect;\n\tu8 padding[2];\n} __packed;\n\nstruct acx_rate_class {\n\t__le32 enabled_rates;\n\tu8 short_retry_limit;\n\tu8 long_retry_limit;\n\tu8 aflags;\n\tu8 reserved;\n};\n\nstruct acx_rate_policy {\n\tstruct acx_header header;\n\n\t__le32 rate_policy_idx;\n\tstruct acx_rate_class rate_policy;\n} __packed;\n\nstruct acx_ac_cfg {\n\tstruct acx_header header;\n\tu8 role_id;\n\tu8 ac;\n\tu8 aifsn;\n\tu8 cw_min;\n\t__le16 cw_max;\n\t__le16 tx_op_limit;\n} __packed;\n\nstruct acx_tid_config {\n\tstruct acx_header header;\n\tu8 role_id;\n\tu8 queue_id;\n\tu8 channel_type;\n\tu8 tsid;\n\tu8 ps_scheme;\n\tu8 ack_policy;\n\tu8 padding[2];\n\t__le32 apsd_conf[2];\n} __packed;\n\nstruct acx_frag_threshold {\n\tstruct acx_header header;\n\t__le16 frag_threshold;\n\tu8 padding[2];\n} __packed;\n\nstruct acx_tx_config_options {\n\tstruct acx_header header;\n\t__le16 tx_compl_timeout;      \n\t__le16 tx_compl_threshold;    \n} __packed;\n\nstruct wl12xx_acx_config_memory {\n\tstruct acx_header header;\n\n\tu8 rx_mem_block_num;\n\tu8 tx_min_mem_block_num;\n\tu8 num_stations;\n\tu8 num_ssid_profiles;\n\t__le32 total_tx_descriptors;\n\tu8 dyn_mem_enable;\n\tu8 tx_free_req;\n\tu8 rx_free_req;\n\tu8 tx_min;\n\tu8 fwlog_blocks;\n\tu8 padding[3];\n} __packed;\n\nstruct wl1271_acx_mem_map {\n\tstruct acx_header header;\n\n\t__le32 code_start;\n\t__le32 code_end;\n\n\t__le32 wep_defkey_start;\n\t__le32 wep_defkey_end;\n\n\t__le32 sta_table_start;\n\t__le32 sta_table_end;\n\n\t__le32 packet_template_start;\n\t__le32 packet_template_end;\n\n\t \n\t__le32 tx_result;\n\t__le32 tx_result_queue_start;\n\n\t__le32 queue_memory_start;\n\t__le32 queue_memory_end;\n\n\t__le32 packet_memory_pool_start;\n\t__le32 packet_memory_pool_end;\n\n\t__le32 debug_buffer1_start;\n\t__le32 debug_buffer1_end;\n\n\t__le32 debug_buffer2_start;\n\t__le32 debug_buffer2_end;\n\n\t \n\t__le32 num_tx_mem_blocks;\n\n\t \n\t__le32 num_rx_mem_blocks;\n\n\t \n\tu8 *tx_cbuf;\n\tu8 *rx_cbuf;\n\t__le32 rx_ctrl;\n\t__le32 tx_ctrl;\n} __packed;\n\nstruct wl1271_acx_rx_config_opt {\n\tstruct acx_header header;\n\n\t__le16 mblk_threshold;\n\t__le16 threshold;\n\t__le16 timeout;\n\tu8 queue_type;\n\tu8 reserved;\n} __packed;\n\n\nstruct wl1271_acx_bet_enable {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 enable;\n\tu8 max_consecutive;\n\tu8 padding[1];\n} __packed;\n\n#define ACX_IPV4_VERSION 4\n#define ACX_IPV6_VERSION 6\n#define ACX_IPV4_ADDR_SIZE 4\n\n \n#define ACX_ARP_FILTER_ARP_FILTERING\tBIT(0)\n#define ACX_ARP_FILTER_AUTO_ARP\t\tBIT(1)\n\nstruct wl1271_acx_arp_filter {\n\tstruct acx_header header;\n\tu8 role_id;\n\tu8 version;          \n\tu8 enable;           \n\tu8 padding[1];\n\tu8 address[16];      \n} __packed;\n\nstruct wl1271_acx_pm_config {\n\tstruct acx_header header;\n\n\t__le32 host_clk_settling_time;\n\tu8 host_fast_wakeup_support;\n\tu8 padding[3];\n} __packed;\n\nstruct wl1271_acx_keep_alive_mode {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 enabled;\n\tu8 padding[2];\n} __packed;\n\nenum {\n\tACX_KEEP_ALIVE_NO_TX = 0,\n\tACX_KEEP_ALIVE_PERIOD_ONLY\n};\n\nenum {\n\tACX_KEEP_ALIVE_TPL_INVALID = 0,\n\tACX_KEEP_ALIVE_TPL_VALID\n};\n\nstruct wl1271_acx_keep_alive_config {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 index;\n\tu8 tpl_validation;\n\tu8 trigger;\n\t__le32 period;\n} __packed;\n\n \n#define HOST_IF_CFG_RX_FIFO_ENABLE     BIT(0)\n#define HOST_IF_CFG_TX_EXTRA_BLKS_SWAP BIT(1)\n#define HOST_IF_CFG_TX_PAD_TO_SDIO_BLK BIT(3)\n#define HOST_IF_CFG_RX_PAD_TO_SDIO_BLK BIT(4)\n#define HOST_IF_CFG_ADD_RX_ALIGNMENT   BIT(6)\n\nenum {\n\tWL1271_ACX_TRIG_TYPE_LEVEL = 0,\n\tWL1271_ACX_TRIG_TYPE_EDGE,\n};\n\nenum {\n\tWL1271_ACX_TRIG_DIR_LOW = 0,\n\tWL1271_ACX_TRIG_DIR_HIGH,\n\tWL1271_ACX_TRIG_DIR_BIDIR,\n};\n\nenum {\n\tWL1271_ACX_TRIG_ENABLE = 1,\n\tWL1271_ACX_TRIG_DISABLE,\n};\n\nenum {\n\tWL1271_ACX_TRIG_METRIC_RSSI_BEACON = 0,\n\tWL1271_ACX_TRIG_METRIC_RSSI_DATA,\n\tWL1271_ACX_TRIG_METRIC_SNR_BEACON,\n\tWL1271_ACX_TRIG_METRIC_SNR_DATA,\n};\n\nenum {\n\tWL1271_ACX_TRIG_IDX_RSSI = 0,\n\tWL1271_ACX_TRIG_COUNT = 8,\n};\n\nstruct wl1271_acx_rssi_snr_trigger {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 metric;\n\tu8 type;\n\tu8 dir;\n\t__le16 threshold;\n\t__le16 pacing;  \n\tu8 hysteresis;\n\tu8 index;\n\tu8 enable;\n\tu8 padding[1];\n};\n\nstruct wl1271_acx_rssi_snr_avg_weights {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 padding[3];\n\tu8 rssi_beacon;\n\tu8 rssi_data;\n\tu8 snr_beacon;\n\tu8 snr_data;\n};\n\n\n \n#define WL12XX_HT_CAP_HT_OPERATION BIT(16)\n\n \nstruct wl1271_acx_ht_capabilities {\n\tstruct acx_header header;\n\n\t \n\t__le32 ht_capabilites;\n\n\t \n\tu8 hlid;\n\n\t \n\tu8 ampdu_max_length;\n\n\t \n\tu8 ampdu_min_spacing;\n\n\tu8 padding;\n} __packed;\n\n \nstruct wl1271_acx_ht_information {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\n\t \n\tu8 rifs_mode;\n\n\t \n\tu8 ht_protection;\n\n\t \n\tu8 gf_protection;\n\n\t \n\tu8 ht_tx_burst_limit;\n\n\t \n\tu8 dual_cts_protection;\n\n\tu8 padding[2];\n} __packed;\n\nstruct wl1271_acx_ba_initiator_policy {\n\tstruct acx_header header;\n\n\t \n\tu8 role_id;\n\n\t \n\tu8 tid_bitmap;\n\n\t \n\tu8 win_size;\n\n\tu8 padding1[1];\n\n\t \n\tu16 inactivity_timeout;\n\n\tu8 padding[2];\n} __packed;\n\nstruct wl1271_acx_ba_receiver_setup {\n\tstruct acx_header header;\n\n\t \n\tu8 hlid;\n\n\tu8 tid;\n\n\tu8 enable;\n\n\t \n\tu8 win_size;\n\n\t \n\tu16 ssn;\n\n\tu8 padding[2];\n} __packed;\n\nstruct wl12xx_acx_fw_tsf_information {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 padding1[3];\n\t__le32 current_tsf_high;\n\t__le32 current_tsf_low;\n\t__le32 last_bttt_high;\n\t__le32 last_tbtt_low;\n\tu8 last_dtim_count;\n\tu8 padding2[3];\n} __packed;\n\nstruct wl1271_acx_ps_rx_streaming {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 tid;\n\tu8 enable;\n\n\t \n\tu8 period;\n\n\t \n\tu8 timeout;\n\tu8 padding[3];\n} __packed;\n\nstruct wl1271_acx_ap_max_tx_retry {\n\tstruct acx_header header;\n\n\tu8 role_id;\n\tu8 padding_1;\n\n\t \n\t__le16 max_tx_retry;\n} __packed;\n\nstruct wl1271_acx_config_ps {\n\tstruct acx_header header;\n\n\tu8 exit_retries;\n\tu8 enter_retries;\n\tu8 padding[2];\n\t__le32 null_data_rate;\n} __packed;\n\nstruct wl1271_acx_inconnection_sta {\n\tstruct acx_header header;\n\n\tu8 addr[ETH_ALEN];\n\tu8 role_id;\n\tu8 padding;\n} __packed;\n\n \nstruct wl1271_acx_fm_coex {\n\tstruct acx_header header;\n\t \n\tu8 enable;\n\t \n\tu8 swallow_period;\n\t \n\tu8 n_divider_fref_set_1;\n\t \n\tu8 n_divider_fref_set_2;\n\t \n\t__le16 m_divider_fref_set_1;\n\t \n\t__le16 m_divider_fref_set_2;\n\t \n\t__le32 coex_pll_stabilization_time;\n\t \n\t__le16 ldo_stabilization_time;\n\t \n\tu8 fm_disturbed_band_margin;\n\t \n\tu8 swallow_clk_diff;\n} __packed;\n\n#define ACX_RATE_MGMT_ALL_PARAMS 0xff\nstruct wl12xx_acx_set_rate_mgmt_params {\n\tstruct acx_header header;\n\n\tu8 index;  \n\tu8 padding1;\n\t__le16 rate_retry_score;\n\t__le16 per_add;\n\t__le16 per_th1;\n\t__le16 per_th2;\n\t__le16 max_per;\n\tu8 inverse_curiosity_factor;\n\tu8 tx_fail_low_th;\n\tu8 tx_fail_high_th;\n\tu8 per_alpha_shift;\n\tu8 per_add_shift;\n\tu8 per_beta1_shift;\n\tu8 per_beta2_shift;\n\tu8 rate_check_up;\n\tu8 rate_check_down;\n\tu8 rate_retry_policy[ACX_RATE_MGMT_NUM_OF_RATES];\n\tu8 padding2[2];\n} __packed;\n\nstruct wl12xx_acx_config_hangover {\n\tstruct acx_header header;\n\n\t__le32 recover_time;\n\tu8 hangover_period;\n\tu8 dynamic_mode;\n\tu8 early_termination_mode;\n\tu8 max_period;\n\tu8 min_period;\n\tu8 increase_delta;\n\tu8 decrease_delta;\n\tu8 quiet_time;\n\tu8 increase_time;\n\tu8 window_size;\n\tu8 padding[2];\n} __packed;\n\n\nstruct acx_default_rx_filter {\n\tstruct acx_header header;\n\tu8 enable;\n\n\t \n\tu8 default_action;\n\n\tu8 pad[2];\n} __packed;\n\n\nstruct acx_rx_filter_cfg {\n\tstruct acx_header header;\n\n\tu8 enable;\n\n\t \n\tu8 index;\n\n\tu8 action;\n\n\tu8 num_fields;\n\tu8 fields[];\n} __packed;\n\nstruct acx_roaming_stats {\n\tstruct acx_header header;\n\n\tu8\trole_id;\n\tu8\tpad[3];\n\tu32\tmissed_beacons;\n\tu8\tsnr_data;\n\tu8\tsnr_bacon;\n\ts8\trssi_data;\n\ts8\trssi_beacon;\n} __packed;\n\nenum {\n\tACX_WAKE_UP_CONDITIONS           = 0x0000,\n\tACX_MEM_CFG                      = 0x0001,\n\tACX_SLOT                         = 0x0002,\n\tACX_AC_CFG                       = 0x0003,\n\tACX_MEM_MAP                      = 0x0004,\n\tACX_AID                          = 0x0005,\n\tACX_MEDIUM_USAGE                 = 0x0006,\n\tACX_STATISTICS                   = 0x0007,\n\tACX_PWR_CONSUMPTION_STATISTICS   = 0x0008,\n\tACX_TID_CFG                      = 0x0009,\n\tACX_PS_RX_STREAMING              = 0x000A,\n\tACX_BEACON_FILTER_OPT            = 0x000B,\n\tACX_NOISE_HIST                   = 0x000C,\n\tACX_HDK_VERSION                  = 0x000D,\n\tACX_PD_THRESHOLD                 = 0x000E,\n\tACX_TX_CONFIG_OPT                = 0x000F,\n\tACX_CCA_THRESHOLD                = 0x0010,\n\tACX_EVENT_MBOX_MASK              = 0x0011,\n\tACX_CONN_MONIT_PARAMS            = 0x0012,\n\tACX_DISABLE_BROADCASTS           = 0x0013,\n\tACX_BCN_DTIM_OPTIONS             = 0x0014,\n\tACX_SG_ENABLE                    = 0x0015,\n\tACX_SG_CFG                       = 0x0016,\n\tACX_FM_COEX_CFG                  = 0x0017,\n\tACX_BEACON_FILTER_TABLE          = 0x0018,\n\tACX_ARP_IP_FILTER                = 0x0019,\n\tACX_ROAMING_STATISTICS_TBL       = 0x001A,\n\tACX_RATE_POLICY                  = 0x001B,\n\tACX_CTS_PROTECTION               = 0x001C,\n\tACX_SLEEP_AUTH                   = 0x001D,\n\tACX_PREAMBLE_TYPE                = 0x001E,\n\tACX_ERROR_CNT                    = 0x001F,\n\tACX_IBSS_FILTER                  = 0x0020,\n\tACX_SERVICE_PERIOD_TIMEOUT       = 0x0021,\n\tACX_TSF_INFO                     = 0x0022,\n\tACX_CONFIG_PS_WMM                = 0x0023,\n\tACX_ENABLE_RX_DATA_FILTER        = 0x0024,\n\tACX_SET_RX_DATA_FILTER           = 0x0025,\n\tACX_GET_DATA_FILTER_STATISTICS   = 0x0026,\n\tACX_RX_CONFIG_OPT                = 0x0027,\n\tACX_FRAG_CFG                     = 0x0028,\n\tACX_BET_ENABLE                   = 0x0029,\n\tACX_RSSI_SNR_TRIGGER             = 0x002A,\n\tACX_RSSI_SNR_WEIGHTS             = 0x002B,\n\tACX_KEEP_ALIVE_MODE              = 0x002C,\n\tACX_SET_KEEP_ALIVE_CONFIG        = 0x002D,\n\tACX_BA_SESSION_INIT_POLICY       = 0x002E,\n\tACX_BA_SESSION_RX_SETUP          = 0x002F,\n\tACX_PEER_HT_CAP                  = 0x0030,\n\tACX_HT_BSS_OPERATION             = 0x0031,\n\tACX_COEX_ACTIVITY                = 0x0032,\n\tACX_BURST_MODE                   = 0x0033,\n\tACX_SET_RATE_MGMT_PARAMS         = 0x0034,\n\tACX_GET_RATE_MGMT_PARAMS         = 0x0035,\n\tACX_SET_RATE_ADAPT_PARAMS        = 0x0036,\n\tACX_SET_DCO_ITRIM_PARAMS         = 0x0037,\n\tACX_GEN_FW_CMD                   = 0x0038,\n\tACX_HOST_IF_CFG_BITMAP           = 0x0039,\n\tACX_MAX_TX_FAILURE               = 0x003A,\n\tACX_UPDATE_INCONNECTION_STA_LIST = 0x003B,\n\tDOT11_RX_MSDU_LIFE_TIME          = 0x003C,\n\tDOT11_CUR_TX_PWR                 = 0x003D,\n\tDOT11_RTS_THRESHOLD              = 0x003E,\n\tDOT11_GROUP_ADDRESS_TBL          = 0x003F,\n\tACX_PM_CONFIG                    = 0x0040,\n\tACX_CONFIG_PS                    = 0x0041,\n\tACX_CONFIG_HANGOVER              = 0x0042,\n\tACX_FEATURE_CFG                  = 0x0043,\n\tACX_PROTECTION_CFG               = 0x0044,\n};\n\n\nint wl1271_acx_wake_up_conditions(struct wl1271 *wl,\n\t\t\t\t  struct wl12xx_vif *wlvif,\n\t\t\t\t  u8 wake_up_event, u8 listen_interval);\nint wl1271_acx_sleep_auth(struct wl1271 *wl, u8 sleep_auth);\nint wl1271_acx_tx_power(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\tint power);\nint wl1271_acx_feature_cfg(struct wl1271 *wl, struct wl12xx_vif *wlvif);\nint wl1271_acx_mem_map(struct wl1271 *wl,\n\t\t       struct acx_header *mem_map, size_t len);\nint wl1271_acx_rx_msdu_life_time(struct wl1271 *wl);\nint wl1271_acx_slot(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t    enum acx_slot_type slot_time);\nint wl1271_acx_group_address_tbl(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\t\t bool enable, void *mc_list, u32 mc_list_len);\nint wl1271_acx_service_period_timeout(struct wl1271 *wl,\n\t\t\t\t      struct wl12xx_vif *wlvif);\nint wl1271_acx_rts_threshold(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\t     u32 rts_threshold);\nint wl1271_acx_dco_itrim_params(struct wl1271 *wl);\nint wl1271_acx_beacon_filter_opt(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\t\t bool enable_filter);\nint wl1271_acx_beacon_filter_table(struct wl1271 *wl,\n\t\t\t\t   struct wl12xx_vif *wlvif);\nint wl1271_acx_conn_monit_params(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\t\t bool enable);\nint wl1271_acx_sg_enable(struct wl1271 *wl, bool enable);\nint wl12xx_acx_sg_cfg(struct wl1271 *wl);\nint wl1271_acx_cca_threshold(struct wl1271 *wl);\nint wl1271_acx_bcn_dtim_options(struct wl1271 *wl, struct wl12xx_vif *wlvif);\nint wl1271_acx_aid(struct wl1271 *wl, struct wl12xx_vif *wlvif, u16 aid);\nint wl1271_acx_event_mbox_mask(struct wl1271 *wl, u32 event_mask);\nint wl1271_acx_set_preamble(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\t    enum acx_preamble_type preamble);\nint wl1271_acx_cts_protect(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\t   enum acx_ctsprotect_type ctsprotect);\nint wl1271_acx_statistics(struct wl1271 *wl, void *stats);\nint wl1271_acx_sta_rate_policies(struct wl1271 *wl, struct wl12xx_vif *wlvif);\nint wl1271_acx_ap_rate_policy(struct wl1271 *wl, struct conf_tx_rate_class *c,\n\t\t      u8 idx);\nint wl1271_acx_ac_cfg(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t      u8 ac, u8 cw_min, u16 cw_max, u8 aifsn, u16 txop);\nint wl1271_acx_tid_cfg(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t       u8 queue_id, u8 channel_type,\n\t\t       u8 tsid, u8 ps_scheme, u8 ack_policy,\n\t\t       u32 apsd_conf0, u32 apsd_conf1);\nint wl1271_acx_frag_threshold(struct wl1271 *wl, u32 frag_threshold);\nint wl1271_acx_tx_config_options(struct wl1271 *wl);\nint wl12xx_acx_mem_cfg(struct wl1271 *wl);\nint wl1271_acx_init_mem_config(struct wl1271 *wl);\nint wl1271_acx_init_rx_interrupt(struct wl1271 *wl);\nint wl1271_acx_smart_reflex(struct wl1271 *wl);\nint wl1271_acx_bet_enable(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\t  bool enable);\nint wl1271_acx_arp_ip_filter(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\t     u8 enable, __be32 address);\nint wl1271_acx_pm_config(struct wl1271 *wl);\nint wl1271_acx_keep_alive_mode(struct wl1271 *wl, struct wl12xx_vif *vif,\n\t\t\t       bool enable);\nint wl1271_acx_keep_alive_config(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\t\t u8 index, u8 tpl_valid);\nint wl1271_acx_rssi_snr_trigger(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\t\tbool enable, s16 thold, u8 hyst);\nint wl1271_acx_rssi_snr_avg_weights(struct wl1271 *wl,\n\t\t\t\t    struct wl12xx_vif *wlvif);\nint wl1271_acx_set_ht_capabilities(struct wl1271 *wl,\n\t\t\t\t    struct ieee80211_sta_ht_cap *ht_cap,\n\t\t\t\t    bool allow_ht_operation, u8 hlid);\nint wl1271_acx_set_ht_information(struct wl1271 *wl,\n\t\t\t\t   struct wl12xx_vif *wlvif,\n\t\t\t\t   u16 ht_operation_mode);\nint wl12xx_acx_set_ba_initiator_policy(struct wl1271 *wl,\n\t\t\t\t       struct wl12xx_vif *wlvif);\nint wl12xx_acx_set_ba_receiver_session(struct wl1271 *wl, u8 tid_index,\n\t\t\t\t       u16 ssn, bool enable, u8 peer_hlid,\n\t\t\t\t       u8 win_size);\nint wl12xx_acx_tsf_info(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\tu64 *mactime);\nint wl1271_acx_ps_rx_streaming(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\t       bool enable);\nint wl1271_acx_ap_max_tx_retry(struct wl1271 *wl, struct wl12xx_vif *wlvif);\nint wl12xx_acx_config_ps(struct wl1271 *wl, struct wl12xx_vif *wlvif);\nint wl1271_acx_set_inconnection_sta(struct wl1271 *wl,\n\t\t\t\t    struct wl12xx_vif *wlvif, u8 *addr);\nint wl1271_acx_fm_coex(struct wl1271 *wl);\nint wl12xx_acx_set_rate_mgmt_params(struct wl1271 *wl);\nint wl12xx_acx_config_hangover(struct wl1271 *wl);\nint wlcore_acx_average_rssi(struct wl1271 *wl, struct wl12xx_vif *wlvif,\n\t\t\t    s8 *avg_rssi);\n\nint wl1271_acx_default_rx_filter_enable(struct wl1271 *wl, bool enable,\n\t\t\t\t\tenum rx_filter_action action);\nint wl1271_acx_set_rx_filter(struct wl1271 *wl, u8 index, bool enable,\n\t\t\t     struct wl12xx_rx_filter *filter);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}