#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000248b63e47d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000248b63ea940 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v00000248b6447fe0_0 .var "a", 7 0;
v00000248b644a460_0 .net "resl0", 7 0, L_00000248b64499c0;  1 drivers
v00000248b644ab40_0 .net "resl1", 7 0, L_00000248b63da2d0;  1 drivers
v00000248b6449100_0 .net "resr0", 7 0, L_00000248b644a0a0;  1 drivers
v00000248b6449420_0 .net "resr1", 7 0, L_00000248b63da340;  1 drivers
S_00000248b63eaad0 .scope module, "il0" "circular_left_shift_of_N_by_S_using_bit_slices_and_concatenation" 3 6, 4 5 0, S_00000248b63ea940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_00000248b63e35b0 .param/l "N" 0 4 6, +C4<00000000000000000000000000001000>;
P_00000248b63e35e8 .param/l "S" 0 4 6, +C4<00000000000000000000000000000011>;
v00000248b63b2b30_0 .net *"_ivl_1", 4 0, L_00000248b644a3c0;  1 drivers
v00000248b63b2ca0_0 .net *"_ivl_3", 2 0, L_00000248b6449920;  1 drivers
v00000248b63e32c0_0 .net "a", 7 0, v00000248b6447fe0_0;  1 drivers
v00000248b6447d60_0 .net "res", 7 0, L_00000248b64499c0;  alias, 1 drivers
L_00000248b644a3c0 .part v00000248b6447fe0_0, 0, 5;
L_00000248b6449920 .part v00000248b6447fe0_0, 5, 3;
L_00000248b64499c0 .concat [ 3 5 0 0], L_00000248b6449920, L_00000248b644a3c0;
S_00000248b63e7d50 .scope module, "il1" "circular_left_shift_of_N_by_S_by_ORing_the_results_of_shift_operations" 3 9, 4 13 0, S_00000248b63ea940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_00000248b63e65c0 .param/l "N" 0 4 14, +C4<00000000000000000000000000001000>;
P_00000248b63e65f8 .param/l "S" 0 4 14, +C4<00000000000000000000000000000011>;
L_00000248b63da2d0 .functor OR 8, L_00000248b6449380, L_00000248b644af00, C4<00000000>, C4<00000000>;
v00000248b6447a40_0 .net *"_ivl_0", 7 0, L_00000248b6449380;  1 drivers
L_00000248b644b110 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000248b64470e0_0 .net *"_ivl_10", 4 0, L_00000248b644b110;  1 drivers
v00000248b64472c0_0 .net *"_ivl_2", 4 0, L_00000248b64494c0;  1 drivers
L_00000248b644b0c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000248b64477c0_0 .net *"_ivl_4", 2 0, L_00000248b644b0c8;  1 drivers
v00000248b6447e00_0 .net *"_ivl_6", 7 0, L_00000248b644af00;  1 drivers
v00000248b6447ae0_0 .net *"_ivl_8", 2 0, L_00000248b64491a0;  1 drivers
v00000248b6447180_0 .net "a", 7 0, v00000248b6447fe0_0;  alias, 1 drivers
v00000248b64475e0_0 .net "res", 7 0, L_00000248b63da2d0;  alias, 1 drivers
L_00000248b64494c0 .part v00000248b6447fe0_0, 0, 5;
L_00000248b6449380 .concat [ 3 5 0 0], L_00000248b644b0c8, L_00000248b64494c0;
L_00000248b64491a0 .part v00000248b6447fe0_0, 5, 3;
L_00000248b644af00 .concat [ 3 5 0 0], L_00000248b64491a0, L_00000248b644b110;
S_00000248b63e7ee0 .scope module, "ir0" "circular_right_shift_of_N_by_S_using_bit_slices_and_concatenation" 3 12, 4 25 0, S_00000248b63ea940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_00000248b63e8070 .param/l "N" 0 4 26, +C4<00000000000000000000000000001000>;
P_00000248b63e80a8 .param/l "S" 0 4 26, +C4<00000000000000000000000000000011>;
v00000248b6447680_0 .net *"_ivl_1", 2 0, L_00000248b644a8c0;  1 drivers
v00000248b6447ea0_0 .net *"_ivl_3", 4 0, L_00000248b644afa0;  1 drivers
v00000248b6447900_0 .net "a", 7 0, v00000248b6447fe0_0;  alias, 1 drivers
v00000248b6447720_0 .net "res", 7 0, L_00000248b644a0a0;  alias, 1 drivers
L_00000248b644a8c0 .part v00000248b6447fe0_0, 0, 3;
L_00000248b644afa0 .part v00000248b6447fe0_0, 3, 5;
L_00000248b644a0a0 .concat [ 5 3 0 0], L_00000248b644afa0, L_00000248b644a8c0;
S_00000248b639dc60 .scope module, "ir1" "circular_right_shift_of_N_by_S_by_ORing_the_results_of_shift_operations" 3 15, 4 41 0, S_00000248b63ea940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_00000248b63e80f0 .param/l "N" 0 4 42, +C4<00000000000000000000000000001000>;
P_00000248b63e8128 .param/l "S" 0 4 42, +C4<00000000000000000000000000000011>;
L_00000248b63da340 .functor OR 8, L_00000248b644aa00, L_00000248b644a960, C4<00000000>, C4<00000000>;
L_00000248b644b1a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000248b6447c20_0 .net *"_ivl_10", 4 0, L_00000248b644b1a0;  1 drivers
v00000248b6447220_0 .net *"_ivl_2", 4 0, L_00000248b644a140;  1 drivers
L_00000248b644b158 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000248b6447860_0 .net *"_ivl_4", 2 0, L_00000248b644b158;  1 drivers
v00000248b6447f40_0 .net *"_ivl_8", 2 0, L_00000248b6449a60;  1 drivers
v00000248b64479a0_0 .net "a", 7 0, v00000248b6447fe0_0;  alias, 1 drivers
v00000248b6447b80_0 .net "a_l_logic_shift", 7 0, L_00000248b644a960;  1 drivers
v00000248b64474a0_0 .net "a_r_logic_shift", 7 0, L_00000248b644aa00;  1 drivers
v00000248b6447540_0 .net "res", 7 0, L_00000248b63da340;  alias, 1 drivers
L_00000248b644a140 .part v00000248b6447fe0_0, 3, 5;
L_00000248b644aa00 .concat [ 5 3 0 0], L_00000248b644a140, L_00000248b644b158;
L_00000248b6449a60 .part v00000248b6447fe0_0, 0, 3;
L_00000248b644a960 .concat [ 5 3 0 0], L_00000248b644b1a0, L_00000248b6449a60;
S_00000248b639ddf0 .scope task, "test" "test" 3 17, 3 17 0, S_00000248b63ea940;
 .timescale 0 0;
v00000248b6447cc0_0 .var "t_a", 7 0;
v00000248b6447360_0 .var "t_resl", 7 0;
v00000248b6447400_0 .var "t_resr", 7 0;
TD_testbench.test ;
    %load/vec4 v00000248b6447cc0_0;
    %store/vec4 v00000248b6447fe0_0, 0, 8;
    %delay 1, 0;
    %vpi_call/w 3 23 "$display", "TEST %b << %b %b (EXP %b) >> %b %b (EXP %b)", v00000248b6447fe0_0, v00000248b644a460_0, v00000248b644ab40_0, v00000248b6447360_0, v00000248b6449100_0, v00000248b6449420_0, v00000248b6447400_0 {0 0 0};
    %load/vec4 v00000248b644a460_0;
    %load/vec4 v00000248b6447360_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_0.4, 6;
    %load/vec4 v00000248b644ab40_0;
    %load/vec4 v00000248b6447360_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v00000248b6449100_0;
    %load/vec4 v00000248b6447400_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v00000248b6449420_0;
    %load/vec4 v00000248b6447400_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call/w 3 29 "$display", "FAIL %s - see above", "testbench.sv" {0 0 0};
    %vpi_call/w 3 30 "$finish" {0 0 0};
T_0.0 ;
    %end;
    .scope S_00000248b63ea940;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 181, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 173, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 182, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 112, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 131, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 38, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 196, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 224, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 108, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 99, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 141, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 209, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 142, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 58, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 195, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 120, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 52, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 135, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %pushi/vec4 102, 0, 8;
    %store/vec4 v00000248b6447cc0_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v00000248b6447360_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v00000248b6447400_0, 0, 8;
    %fork TD_testbench.test, S_00000248b639ddf0;
    %join;
    %vpi_call/w 3 58 "$display", "PASS %s", "testbench.sv" {0 0 0};
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "04_05_circular_shifts.sv";
