{
    "CompileStatus": "Successful",
    "MlibObjs": {},
    "CompileStrategy": "fullobj",
    "PrevCompiledModules": {},
    "NameTable": {
        "fin_sta_mac_test": [
            "fin_sta_mac_test",
            "MDiKJ",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_maxrss_kb": 82260,
            "ru_utime_sec": 0.05781,
            "ru_stime_sec": 0.012387,
            "ru_nivcsw": 4,
            "ru_majflt": 0,
            "ru_minflt": 5200,
            "ru_nvcsw": 25
        },
        "ru_childs_end": {
            "ru_maxrss_kb": 14512,
            "ru_utime_sec": 0.0083020000000000004,
            "ru_stime_sec": 0.008685,
            "ru_nivcsw": 1,
            "ru_majflt": 0,
            "ru_minflt": 754,
            "ru_nvcsw": 4
        },
        "nMops": 662,
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 14512,
            "ru_utime_sec": 0.0083020000000000004,
            "ru_stime_sec": 0.008685,
            "ru_nivcsw": 1,
            "ru_majflt": 0,
            "ru_minflt": 754,
            "ru_nvcsw": 4
        },
        "nQuads": 300,
        "totalObjSize": 114228,
        "ru_self_end": {
            "ru_maxrss_kb": 89480,
            "ru_utime_sec": 0.074733999999999995,
            "ru_stime_sec": 0.016607,
            "ru_nivcsw": 4,
            "ru_majflt": 0,
            "ru_minflt": 6595,
            "ru_nvcsw": 25
        },
        "CodeGen(%)": 22.645649904996382,
        "mopSpeed": 39116.048215551891,
        "mop/quad": 2.2066666666666666,
        "quadSpeed": 17726.305837863394,
        "outputSizePerQuad": 380.0,
        "Frontend(%)": 77.35435009500361
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 88819
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "fin_sta_mac_test",
        "fin_sta_mac_test"
    ],
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.25715.json"
    ],
    "PEModules": [],
    "Misc": {
        "cwd": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim",
        "csrc": "csrc",
        "daidir": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "csrc_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/csrc",
        "daidir_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.0"
    }
}