Abstract An algorithm is proposed for finding test vectors, which provide for elevated energy consumption of a combinational logic circuit that is synthesized on the basis of a design custom-designed VLSI CMOS.
algorithm           0.9999999999566853^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Algorithm             

energy                        0.9951848814323091^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Energy                

CMOS                          0.999999998928871^^http://www.w3.org/2001/XMLSchema#double            http://dbpedia.org/resource/CMOS                  

combinational logic           1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Combinational_logic   

VLSI                          0.9995164582692636^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Very-large-scale_integration

vectors                       0.7159288785202431^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Euclidean_vector      

